Performance comparison of multipliers for power-speed trade-off in VLSI design

In a typical processor, Multiplication is one of the basic arithmetic operations and it requires substantially more hardware resources and processing time than addition and subtraction. In fact, 8.72% of all the instruction in typical processing units is multipliers [1]. In computers, a typical central processing unit devotes a considerable amount of processing time in implementing arithmetic operations, particularly multiplication operations [2]. In this paper, comparative study of different multipliers is done for low power requirement and high speed. The paper gives information of "Urdhva Tiryakbhyam"algorithm of Ancient Indian Vedic Mathematics which is utilized for multiplication to improve the speed, area parameters of multipliers. Vedic Mathematics also suggests one more formulae for multiplication i.e. "Nikhilam Sutra" which can increase the speed of multiplier by reducing the number of iterations.

[1]  S. S. Rofail,et al.  A low-power 16/spl times/16-b parallel multiplier utilizing pass-transistor logic , 1999 .

[2]  Earl E. Swartzlander,et al.  A reduction scheme to optimize the Wallace multiplier , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[3]  M. Morris Mano,et al.  Computer system architecture , 1982 .

[4]  C. Senthilpari,et al.  Low power and high speed 8x8 bit multiplier using non-clocked pass transistor logic , 2007, 2007 International Conference on Intelligent and Advanced Systems.

[5]  Hamid R. Arabnia,et al.  Design And Analysis of A VLSI Based High Performance Low Power Parallel Square Architecture , 2005, AMCS.

[6]  Kiat Seng Yeo,et al.  Low Voltage, Low Power VLSI Subsystems , 2004 .

[7]  S. S. Rofail,et al.  A low-power 16×16-b parallel multiplier utilizing pass-transistor logic , 1999, IEEE J. Solid State Circuits.

[8]  Oscal T.-C. Chen,et al.  Minimization of switching activities of partial products for designing low-power multipliers , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Richard Conway,et al.  Lifting scheme discrete Wavelet Transform using Vertical and Crosswise multipliers , 2008 .

[10]  Harpreet S. Dhillon,et al.  A Reduced-Bit Multiplication Algorithm for Digital Arithmetic , 2008 .

[11]  Keivan Navi,et al.  A New Low Power 32×32-bit Multiplier , 2007 .

[12]  Hamid R. Arabnia,et al.  A Novel Parallel Multiply and Accumulate (V-MAC) Architecture Based on Ancient Indian Vedic Mathematics , 2004, ESA/VLSI.