Low voltage circuit design techniques for battery-operated and/or giga-scale DRAMs
暂无分享,去创建一个
[1] Susumu Kohyama. Semiconductor technology crisis and challenges towards the year 2000 , 1994, Proceedings of 1994 VLSI Technology Symposium.
[2] K. Arimoto,et al. A well-synchronized sensing/equalizing method for sub-1.0 V operating advanced DRAMs , 1993, Symposium 1993 on VLSI Circuits.
[3] Masashi Horiguchi,et al. Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's , 1993 .
[4] Eiji Takeda,et al. An experimental 1.5-V 64-Mb DRAM , 1991 .
[5] Hideto Hidaka,et al. A 34 ns 256 Mb DRAM with boosted sense-ground scheme , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[6] Masaki Tsukude,et al. Circuit design techniques for low-voltage operating and/or giga-scale DRAMs , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[7] S. Watanabe,et al. Stand-by/active mode logic for sub-1 V 1 G/4 Gb DRAMs , 1993, Symposium 1993 on VLSI Circuits.
[8] Hiroyuki Yamauchi,et al. A circuit technology for high-speed battery-operated 16-Mb CMOS DRAM's , 1993 .
[9] Kiyoo Itoh,et al. A 1.5 V DRAM for battery-based applications , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[10] Shin'ichiro Mutoh,et al. 1V high-speed digital circuit technology with 0.5/spl mu/m multi-threshold CMOS , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.