Self-aligned vertical double-gate MOSFET (VDGM) with the oblique rotating ion implantation (ORI) method

A process of making a symmetrical self-aligned n-type vertical double-gate MOSFET (n-VDGM) over a silicon pillar is revealed. This process utilizes the technique of oblique rotating ion implantation (ORI). The self-aligned region forms a sharp vertical channel profile and decreases the channel length L"g. A tremendous improvement in the drive-on current is noted. The electron concentration profile obtained demonstrates an increased number of electrons in the channel injected from the source end as the drain voltage increases. The enhanced carrier concentration results in significant reduction in the off-state leakage current and improves the drain-induced barrier-lowering (DIBL) effect. These simulated characteristics when compared to those in a fabricated device without the ORI method show the distinct advantage of the technique reported for suppression of short-channel effects (SCE) in nanoscale vertical MOSFET.

[1]  William F. Richardson,et al.  Sub-100-nm vertical MOSFET with threshold voltage adjustment , 2002 .

[2]  Ismail Saad,et al.  Scaling of vertical and lateral MOSFET in nanometer regime , 2007 .

[3]  Steve Hall,et al.  Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance , 2004 .

[4]  P. Ashburn,et al.  Asymmetric gate-induced drain leakage and body leakage in vertical MOSFETs with reduced parasitic capacitance , 2006, IEEE Transactions on Electron Devices.

[5]  S. Dey,et al.  A novel 50 nm vertical MOSFET with a dielectric pocket , 2006 .

[6]  Ismail Saad,et al.  Numerical simulation analysis of CMOS compatible process of 50 nm vertical single and double gate NMOSFET , 2010 .

[7]  S.A. Schwarz,et al.  Semi-empirical equations for electron velocity in silicon: Part I—Bulk , 1983, IEEE Transactions on Electron Devices.

[8]  Massimo Vanzi,et al.  A physically based mobility model for numerical simulation of nonplanar devices , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Hideaki Arima,et al.  Source-to-drain nonuniformly doped channel (NUDC) MOSFET structures for high current drivability and threshold voltage controllability , 1992 .

[10]  I. Saad,et al.  Design and Simulation of 50 nm Vertical Double-Gate MOSFET (VDGM) , 2006, 2006 IEEE International Conference on Semiconductor Electronics.

[11]  Zhibin Xiong,et al.  An ultrathin vertical channel MOSFET for sub-100-nm applications , 2003 .

[12]  W. Lai,et al.  The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[13]  U. Langmann,et al.  Short-channel vertical sidewall MOSFETs , 2001 .