Architecture evaluation for power-efficient FPGAs
暂无分享,去创建一个
Jason Cong | Fei Li | Lei He | Deming Chen | J. Cong | Deming Chen | Lei He | Fei Li
[1] Altera. Apex ii programmable logic device family data sheet , 2002 .
[2] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[3] Jason Cong,et al. FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Li Shang,et al. Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.
[5] Jan M. Rabaey,et al. Low-energy embedded FPGA structures , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[6] J. Rose,et al. The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Kaushik Roy,et al. Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switching , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[9] Steven J. E. Wilton,et al. A Flexible Power Model for FPGAs , 2002, FPL.
[10] Malgorzata Marek-Sadowska,et al. Efficient circuit clustering for area and power reduction in FPGAs , 2002, FPGA '02.
[11] Wolfgang Rosenstiel,et al. Power estimation approach for SRAM-based FPGAs , 2000, FPGA '00.
[12] Vaughn Betz,et al. Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[13] Jason Cong,et al. RASP: A General Logic Synthesis System for SRAM-Based FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[14] Vaughn Betz,et al. FPGA routing architecture: segmentation and buffering to optimize speed and density , 1999, FPGA '99.