Scalable defect mapping and configuration of memory-based nanofabrics

Producing reliable nanosystems requires effectively addressing the high defect densities projected for nanotechnologies. Defect avoidance methodologies based on reconfiguration offer a promising solution to achieve defect tolerance. The idea is to start by obtaining a defect map of the target nanofabric, and then configure the desired functionality 'around' its defective components. In this paper, we argue for the suitability of memory-based computing nanofabrics, address the level of granularity at which defect mapping and configuration should be performed on such fabrics, and discuss the role of hierarchy towards controlling complexity. We then propose a group testing method to enable self-testing and self-configuration for appropriately architected memory-based nanofabrics. The proposed testing method is scalable and simple, in that it enables the entire fabric to be tested and configured using a relatively small number of easily configurable triple-module-redundancy (TMR) test tiles executing concurrently on different regions of the target nanofabric. Our experimental results demonstrate the effectiveness of the proposed method for a representative set of benchmark kernels.

[1]  R. Stanley Williams,et al.  Trends in Nanotechnology: Self-Assembly and Defect Tolerance , 2001 .

[2]  Charles M. Lieber,et al.  Carbon nanotube-based nonvolatile random access memory for molecular computing , 2000, Science.

[3]  Stoddart,et al.  Electronically configurable molecular-based logic gates , 1999, Science.

[4]  George Bourianoff,et al.  The Future of Nanocomputing , 2003, Computer.

[5]  Gustavo de Veciana,et al.  Defect tolerant probabilistic design paradigm for nanotechnologies , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  C. Dekker,et al.  Logic Circuits with Carbon Nanotube Transistors , 2001, Science.

[7]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[8]  André DeHon,et al.  A greedy algorithm for tolerating defective crosspoints in nanoPLA design , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[9]  Charles M. Lieber,et al.  Functional nanoscale electronic devices assembled using silicon nanowire building blocks. , 2001, Science.

[10]  Edward J. McCluskey,et al.  Word-voter: a new voter design for triple modular redundant systems , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[11]  R. D. Blanton,et al.  CAEN-BIST: testing the nanofabric , 2004, 2004 International Conferce on Test.

[12]  R. I. Bahar,et al.  Nano, Quantum and Molecular Computing , 2004, Springer US.

[13]  Seth Copen Goldstein,et al.  NanoFabrics: spatial computing using molecular electronics , 2001, ISCA 2001.

[14]  Miodrag Potkonjak,et al.  Low overhead fault-tolerant FPGA systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Michael J. Wilson,et al.  Nanowire-based sublithographic programmable logic arrays , 2004, FPGA '04.

[16]  Richard J. Carter,et al.  Defect tolerance on the Teramac custom computer , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[17]  André DeHon,et al.  Stochastic assembly of sublithographic nanoscale interfaces , 2003 .

[18]  C. Lieber,et al.  Nanowire Crossbar Arrays as Address Decoders for Integrated Nanosystems , 2003, Science.

[19]  P. Jonker,et al.  A defect-?and fault-tolerant architecture for nanocomputers , 2003 .

[20]  D. Du,et al.  Combinatorial Group Testing and Its Applications , 1993 .

[21]  André DeHon,et al.  Array-based architecture for FET-based, nanoscale electronics , 2003 .

[22]  Charles M. Lieber,et al.  Logic Gates and Computation from Assembled Nanowire Building Blocks , 2001, Science.

[23]  Seth Copen Goldstein,et al.  Defect tolerance at the end of the roadmap , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[24]  Sandeep K. Shukla,et al.  Nano, quantum and molecular computing: implications to high level design and validation , 2004 .

[25]  Gustavo de Veciana,et al.  A reconfiguration-based defect-tolerant design paradigm for nanotechnologies , 2005, IEEE Design & Test of Computers.

[26]  A. DeHon,et al.  Nonphotolithographic nanoscale memory density prospects , 2005, IEEE Transactions on Nanotechnology.

[27]  Deli Wang,et al.  Scalability Simulations for Nanomemory Systems Integrated on the Molecular Scale , 2003, Annals of the New York Academy of Sciences.

[28]  Jie Han,et al.  A system architecture solution for unreliable nanoelectronic devices , 2002 .

[29]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[30]  Seth Copen Goldstein,et al.  Reconfigurable computing and electronic nanotechnology , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.