A 1-GHz-clock Josephson microcomputer system was developed to demonstrate the possibility of a high-speed superconducting computer system. It consists of a 4-b data processor chip and a 1-kb RAM chip. For the fabrication of these Josephson integrated circuits, a cross-shaped Nb-AlO/sub x/-Nb Josephson junction process was developed in order to realize small junction size and improve critical current uniformity, and has made fabrication of LSIs with several thousand gates possible. A latchup-free DC flip-flop is an important element in the high-speed Josephson logic and memory circuits, having been applied to an all-DC-powered Josephson RAM with asynchronous access capability. A low-inductance chip-to-chip carrier is an architectural and design concept for the Josephson computer's 1-GHz-clock operation, suppressing the crosstalk between the AC power and the output signals. Each chip is 7 mm square and is fabricated using a 2.5- mu m-rule Nb-AlO/sub x/-Nb junction process. The chips are connected on a superconducting carrier by solder bumps in a die size of 15 mm by 25 mm. The system is constructed from 8123 Josephson interferometer devices and is operable in a 1-ns cycle with 50-mW power dissipation.
[1]
Y. Hatano,et al.
A 1-GIPS Josephson data processor
,
1991
.
[2]
H. Mori,et al.
A 4 b Josephson data processor chip
,
1989,
IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[3]
Shin-Shem Pei,et al.
A DC-powered Josephson flip-flop
,
1979
.
[4]
A. Inoue,et al.
A 7.6 K-gate Josephson macrocell array
,
1990,
Digest of Technical Papers., 1990 Symposium on VLSI Circuits.
[5]
Hiroyuki Mori,et al.
A 1GIPS Josephson Data Processor
,
1990
.
[6]
W. Anacker,et al.
Josephson Computer Technology: An IBM Research Project
,
1980,
IBM J. Res. Dev..
[7]
T.R. Gheewala,et al.
A 30-ps Josephson current injection logic (CIL)
,
1979,
IEEE Journal of Solid-State Circuits.
[8]
U. Kawabe,et al.
Niobium-based integrated circuit technologies
,
1989
.