New approaches for the reconfiguration of two-dimensional VLSI arrays using time-redundancy

Two novel approaches are presented in which no spare cells are used. They are based on the full processing utilization of fault-free cells by exploiting the single-product-step of a systolic array. This results in a reconfigured array with no degradation of computational speed. The basic principles of the time-redundancy technique are discussed, with particular emphasis on the selection and allocation processes for finding the reconfiguration-solution in real-time. The first approach is based on a distributed execution of the reconfiguration process. The immediate advantages of this approach are its simplicity of implementation and the fast execution time. The second approach is based on a more complex reconfiguration procedure that accounts for an iterative execution of the first approach. Appropriate conditions for its correct execution are presented.<<ETX>>

[1]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).

[2]  Mariagiovanna Sami,et al.  Fault Tolerance Techniques for Array Structures Used in Supercomputing , 1986, Computer.

[3]  Kye Sherrick Hedlund.  Wafer scale integration of configurable, highly parallel processors , 1982 .

[4]  Douglas B. West,et al.  Election in a Complete Network with a Sense of Direction , 1986, Inf. Process. Lett..

[5]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[6]  Nicola Santoro.  Sense of direction, topological awareness and communication complexity , 1984, SIGA.

[7]  Frank Thomson Leighton,et al.  Wafer-Scale Integration of Systolic Arrays , 1985, IEEE Trans. Computers.

[8]  Fabrizio Lombardi,et al.  A Technique for Reconfiguring Two Dimensional VLSI Arrays , 1987, RTSS.

[9]  Miroslaw Malek,et al.  Real-Time Diagnosis of Homogeneous Systems , 1985, RTSS.

[10]  Tse-Yun Feng,et al.  On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.

[11]  Arnold L. Rosenberg,et al.  The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.

[12]  H. T. Kung.  VLSI Systems and Computations , 1982 .

[13]  T.E. Mangir.  Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part II—Restructurable interconnects for RVLSI and WSI , 1984, Proceedings of the IEEE.

[14]  Israel Koren.  A reconfigurable and fault-tolerant VLSI multiprocessor array , 1981, ISCA '81.

[15]  Lawrence Snyder,et al.  Wafer scale integration of Configurable, Highly Parallel (CHiP) processors , 1982, International Conference on Parallel Processing.

[16]  C. Loui Michael,et al.  Election in a complete network with a sense of direction , 1986 .

[17]  D. V. Bhaskar Rao,et al.  Wavefront Array Processor: Language, Architecture, and Applications , 1982, IEEE Transactions on Computers.