Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs
暂无分享,去创建一个
Jung Ho Ahn | Norman P. Jouppi | Jacob Leverich | Robert S. Schreiber | R. Schreiber | N. Jouppi | J. Leverich
[1] William J. Dally,et al. Memory access scheduling , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[2] Brad Calder,et al. Automatically characterizing large scale program behavior , 2002, ASPLOS X.
[3] Kunle Olukotun,et al. Niagara: a 32-way multithreaded Sparc processor , 2005, IEEE Micro.
[4] Jung Ho Ahn,et al. The Design Space of Data-Parallel Memory Systems , 2006, ACM/IEEE SC 2006 Conference (SC'06).
[5] Frederick A. Ware,et al. Improving Power and Data Efficiency with Threaded Memory Modules , 2006, 2006 International Conference on Computer Design.
[6] Bruce Jacob,et al. Memory Systems: Cache, DRAM, Disk , 2007 .
[7] Paolo Faraboschi,et al. Combining Simulation and Virtualization through Dynamic Sampling , 2007, 2007 IEEE International Symposium on Performance Analysis of Systems & Software.
[8] Ashok Kumar,et al. An 8-Core 64-Thread 64b Power-Efficient SPARC SoC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[9] James E. Smith,et al. Implementing high availability memory with a duplication cache , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[10] Jung Ho Ahn,et al. A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies , 2008, 2008 International Symposium on Computer Architecture.