A simple, low cost gate drive method for practical use of SiC JFETs in SMPS

The silicon carbide JFET has many promising advantages over silicon. However it requires a more complicated gate drive than conventional MOSFETs. In this paper a simple and effective method of driving the new devices with existing monolithic gate drive circuits is proposed. The basis of the proposed method lies in applying a constant negative DC bias to the gate in order to minimize the required voltage swing on the gate to enable switching to take place. The method is supported with experimental data and proves to be effective. The negative gate bias does however lead to additional losses and derating of the device is required. The derating data for a constant power loss is given as well

[1]  Johann W. Kolar,et al.  A gate drive circuit for silicon carbide JFET , 2003, IECON'03. 29th Annual Conference of the IEEE Industrial Electronics Society (IEEE Cat. No.03CH37468).

[2]  J.W. Kolar,et al.  A novel SiC J-FET gate drive circuit for sparse matrix converter applications , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[3]  L. Lorenz,et al.  Key power semiconductor device concepts for the next decade , 2002, Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344).