A Massively Parallel, Micro-grained VLSI Architecture

This paper describes the design and implementation,al aspects of a high performance micro-grained architecture with enhanced communication capability. This architecture is capable of teraops performance. The architecture is organized as a semi-systolic array of processors. A prototyping system for the architecture which will provide control, I/O, and an interface to a host system for the micro-grained architecture is specified. Beyond the research outlined here, the prototyping system can be used as a ‘?est-bed” for various clnss/siirdent VLSI design projects. This architecture will be useful for solaing a number of important problems, such as: edge detection, locating connected components, two-dimensional signal and image processing, sorting elements, and performing element permut a t i o 71.s.

[1]  H. T. Kung,et al.  Integrating High-Performance Special Purpose Devices Into A System , 1982, Other Conferences.

[2]  John Gray,et al.  Configurable hardware: Two case studies of micro-grain computation , 1990, J. VLSI Signal Process..

[3]  Mary Jane Irwin,et al.  A micro-grained VLSI signal processor , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[4]  Mary Jane Irwin,et al.  Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial , 1987, Computer.

[5]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[6]  Mary Jane Irwin,et al.  A Two-Dimensional, Distributed Logic Architecture , 1991, IEEE Trans. Computers.

[7]  Kenneth E. Batcher.  STARAN parallel processor system hardware , 1974, AFIPS '74.

[8]  Kenneth E. Batcher,et al.  Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.

[9]  Mary Jane Irwin,et al.  The arithmetic cube II: a second generation VLSI DSP processor , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[10]  J. P. Gray,et al.  Configurable hardware: a new paradigm for computation , 1989 .

[11]  W. Daniel Hillis,et al.  The connection machine , 1985 .

[12]  Thomas S. Huang,et al.  Image processing , 1971 .

[13]  Mary Jane Irwin,et al.  Implementing a family of high performance, micrograined architectures , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[14]  Charles E. Leiserson,et al.  VLSI theory and parallel supercomputing , 1989 .