Real-Time Registration Architecture for Far Infrared and Visible Image Using Mutual Information

Image registration based on mutual information which shown to be effective is a computationally intensive process, and thus difficult to implement in real-time. A real-time hardware platform for visible and infrared image fusion is presented. The architecture takes field programmable gate array (FPGA) as its main processor, and integrates both kernel algorithm and peripheral management on its. Real-time performance can be achieved by optimizing hardware resource and algorithm, alone with memory access parallelization and processing unit execute pipelining. The analysis result shows hardware architecture can evaluate image fusion for 160x120 arrays image less than 36ms, and fusion image improves the target detection and recognition probability.

[1]  J.M. Jagadeesh,et al.  FAIR: a hardware architecture for real-time 3-D image registration , 2003, IEEE Transactions on Information Technology in Biomedicine.

[2]  M. Sen,et al.  Reconfigurable image registration on FPGA platforms , 2006, 2006 IEEE Biomedical Circuits and Systems Conference.

[3]  Jan Flusser,et al.  Image registration methods: a survey , 2003, Image Vis. Comput..

[4]  Torsten Rohlfing,et al.  Nonrigid image registration in shared-memory multiprocessor environments with application to brains, breasts, and bees , 2003, IEEE Transactions on Information Technology in Biomedicine.

[5]  Liu Kun,et al.  Fusion of Infrared and Visible Light Images Based on Region Segmentation , 2009 .

[6]  Mohammad Moinul Islam,et al.  Anomaly based vessel detection in visible and infrared images , 2009, Electronic Imaging.