Variation-Aware Fault Grading

An iterative flow to generate test sets providing high fault coverage under extreme parameter variations is presented. The generation is guided by the novel metric of circuit coverage, calculated by massively parallel statistical fault simulation on GPGPUs. Experiments show that the statistical fault coverage of the generated test sets exceeds by far that achieved by standard approaches.

[1]  Sani R. Nassif,et al.  Modeling and analysis of manufacturing variations , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[2]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[3]  Bernd Becker,et al.  A Simulator of Small-Delay Faults Caused by Resistive-Open Defects , 2008, 2008 13th European Test Symposium.

[4]  Mark Mohammad Tehranipoor,et al.  Test-Pattern Grading and Pattern Selection for Small-Delay Defects , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[5]  Bashir M. Al-Hashimi,et al.  Process Variation-Aware Test for Resistive Bridges , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Bernd Becker,et al.  SAT-ATPG using preferences for improved detection of complex defect mechanisms , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[7]  Rosa Rodríguez-Montañés,et al.  Resistance characterization for weak open defects , 2002, IEEE Design & Test of Computers.

[8]  Bernd Becker,et al.  On the quality of test vectors for post-silicon characterization , 2012, 2012 17th IEEE European Test Symposium (ETS).

[9]  Bernd Becker,et al.  Massive statistical process variations: A grand challenge for testing nanoelectronic circuits , 2010, 2010 International Conference on Dependable Systems and Networks Workshops (DSN-W).

[10]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[11]  Chaitali Chakrabarti,et al.  Random variability modeling and its impact on scaled CMOS circuits , 2010 .

[12]  M. Ray Mercer,et al.  Statistical delay fault coverage and defect level for delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[13]  Kazumi Hatayama,et al.  An Adaptive Test for Parametric Faults Based on Statistical Timing Information , 2009, 2009 Asian Test Symposium.

[14]  W. Robert Daasch,et al.  Variance reduction and outliers: statistical analysis of semiconductor test data , 2005, IEEE International Conference on Test, 2005..

[15]  Hans-Joachim Wunderlich.  Models in Hardware Testing , 2010 .

[16]  Mark Mohammad Tehranipoor,et al.  Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects , 2008, 2008 IEEE International Test Conference.

[17]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Bernd Becker,et al.  Towards Variation-Aware Test Methods , 2011, 2011 Sixteenth IEEE European Test Symposium.

[19]  E. Nowak,et al.  High-performance CMOS variability in the 65-nm regime and beyond. IBM J Res And Dev , 2006 .

[20]  Bernd Becker,et al.  Variation-Aware Fault Modeling , 2010, Asian Test Symposium.

[21]  James D. Meindl,et al.  Impact of within-die parameter fluctuations on future maximum clock frequency distributions , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[22]  D. M. H. Walker,et al.  An efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[23]  David Blaauw,et al.  Statistical Analysis and Optimization for VLSI: Timing and Power , 2005, Series on Integrated Circuits and Systems.

[24]  Bernd Becker,et al.  On the optimality of K longest path generation algorithm under memory constraints , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[25]  Sudhakar M. Reddy,et al.  Thread-Parallel Integrated Test Pattern Generator Utilizing Satisfiability Analysis , 2009, 2009 22nd International Conference on VLSI Design.

[26]  Bernd Becker,et al.  Efficient SAT-Based Search for Longest Sensitisable Paths , 2011, 2011 Asian Test Symposium.

[27]  Hans-Joachim Wunderlich,et al.  Scan Test Power Simulation on GPGPUs , 2012, 2012 IEEE 21st Asian Test Symposium.

[28]  Niraj K. Jha,et al.  Testing of Digital Systems , 2003 .

[29]  Kwang-Ting Cheng,et al.  Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..