A method for modeling the manufacturability of IC designs

A methodology for modeling the manufacturability of MOS circuits has been developed. The fabrication line is described using a small set of measurable process parameters, whose variation explains the range of circuit performance seen during production. These same parameters form the basis of a statistical MOSFET model which combines physical measurements, global optimization, and regression modeling of key fitting parameters to accurately predict transistor characteristics over a wide range of process variation. The fabrication line description in conjunction with the MOSFET model was used to develop a manufacturing application, specifically, a performance prediction model which uses the process parameters as measured on the manufacturing floor to predict the performance of fabricated integrated circuits before packaging and final test. The MOSFET model and the performance prediction model are integrated, and data taken from the manufacturing line can be used to verify the models, to identify process shifts, and suggest design improvements for further manufacturability enhancements. The method was successfully applied to an industrial 1.5-/spl mu/m CMOS process, and models were developed and tested for a 1-Mbit EPROM. >

[1]  Theodore I. Kamins,et al.  Device Electronics for Integrated Circuits , 1977 .

[2]  B. Eitan,et al.  Analysis and modeling of floating-gate EEPROM cells , 1986, IEEE Transactions on Electron Devices.

[3]  Sani R. Nassif,et al.  FABRICS II: A Statistically Based IC Fabrication Process Simulator , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Jay B. Brockman,et al.  Predictive subset testing: optimizing IC parametric performance testing for quality, cost, and yield , 1989 .

[5]  W. F. Davis,et al.  Statistical IC simulation based on independent wafer extracted process parameters and experimental designs , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.

[6]  Costas J. Spanos,et al.  IC performance prediction from electrical test measurements , 1992, [1992 Proceedings] IEEE/SEMI International Semiconductor Manufacturing Science Symposium.

[7]  M.J.B. Bolt,et al.  Statistical parameter control for optimum design and manufacturability of VLSI circuits , 1990, IEEE/SEMI International Symposium on Semiconductor Manufacturing Science.

[8]  Norman R. Draper,et al.  Applied regression analysis (2. ed.) , 1981, Wiley series in probability and mathematical statistics.

[9]  Ping Yang,et al.  An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  R. F. Motta,et al.  A new method to determine MOSFET channel length , 1980, IEEE Electron Device Letters.

[11]  J.J.M. Joosten,et al.  A Fully Analytical MOSFET Model Parameter Extraction Approach , 1988, Proceedings of the IEEE International Conference on Microelectronic Test Structures.

[12]  Alan Mathewson,et al.  MOSFET statistical parameter extraction using multivariate statistics , 1990, Proceedings of the 1991 International Conference on Microelectronic Test Structures.

[13]  Siegfried Selberherr,et al.  MINIMOS—A two-dimensional MOS transistor analyzer , 1980 .

[14]  A. Sangiovanni-Vincentelli,et al.  Optimal test set design for analog circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[15]  M. Rencher.  Analog statistical simulation , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.