The structure of a complete process simulator for modeling IC technologies is described. Multiple-step sequences which include ion implantation, oxidation, diffusion, epitaxy, and etching can be simulated. Features of individual process models for each of the steps are described in detail. Special emphasis is given to extrinsic diffusion phenomena for arsenic and phosphorus including coupling to boron. The kinetics of oxidation including concentration dependence and interaction of oxide growth with impurity migration are considered as well as the segregation phenomena. The problem of segregation for moving boundary problems in general is reviewed. As example, a bipolar process development using both surface deposition and implanted-phosphorus emitters is presented. Experimental results show that profile shapes, junction depths, and integrated base doping are extremely sensitive to the emitter diffusion as predicted by simulation.
[1]
James W. Mayer,et al.
Ion implantation in semiconductors
,
1973
.
[2]
Paul Jespers,et al.
Process and Device Modeling for Integrated Circuit Design
,
1977
.
[3]
Robert W. Dutton,et al.
Oxidation‐enhanced diffusion of arsenic and phosphorus in near‐intrinsic 〈100〉 silicon
,
1978
.
[4]
Robert W. Dutton,et al.
Computer-Aided Engineering of Semiconductor Integrated Circuits.
,
1978
.
[5]
Hee-Gook Lee,et al.
Modelling and measurement of surface impurity profiles of laterally diffused regions
,
1978
.
[6]
James D. Plummer,et al.
Si / SiO2 Interface Oxidation Kinetics: A Physical Model for the Influence of High Substrate Doping Levels I . Theory
,
1979
.