Equivalent circuit models for stacked spiral inductors in deep submicron CMOS technology

Series connected stacks of spirals in different metal levels facilitate on-chip high value inductance (hundreds of nano-henry without any extra penalty on area) for IF applications as well as compact inductance for RF applications. This paper presents SPICE compatible lumped element equivalent circuit models for these stacked metal layer inductors valid up to self-resonance frequency. The extracted models have been used in the design of a heterodyne down converter mixer for WCDMA applications. Simulations show that use of high value on-chip inductance in the design yields a 2 dB improvement in the conversion gain and 2.5/spl sim/3.5 dB improvement in noise figure without any additional power consumption as compared to the standard resistive load mixer while maintaining the 1dB gain compression point.

[1]  Behzad Razavi,et al.  Stacked inductors and transformers in CMOS technology , 2001 .

[2]  A. Wang,et al.  Super compact RFIC inductors in 0.18 /spl mu/m CMOS with copper interconnects , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[3]  Shen-Iuan Liu,et al.  Miniature 3-D inductors in standard CMOS process , 2002, IEEE J. Solid State Circuits.