Frequency-to-digital conversion based on a sampled Phase-Locked Loop

A new Frequency-to-Digital (F2D) converter based on a Phase-Locked Loop (PLL) is presented in this paper where the square wave at the output of a Voltage Controlled Oscillator (which is also the PLL output) is sampled and fed back to one of the Phase-Frequency Detector inputs. This sampled output is digitally processed and the information carried in its frequency is converted to a digital signal by means of a digital differentiator. Theoretical analyses and system-level simulations show that the errors produced by the sampling are shaped by a high-order transfer function in the same way as quantization errors are shaped in a Sigma-Delta Modulator. In addition, transistor-level simulations show a low sensitivity to non-linear circuit errors. The proposed F2D converter is suitable for integration in modern nanometer CMOS technologies, and can be used as an FM demodulator.

[1]  Gordon W. Roberts,et al.  A Brief Introduction to Time-to-Digital and Digital-to-Time Converters , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Enrique Prefasi,et al.  Analog-to-digital conversion using noise shaping and time encoding , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Francisco Colodro Ruiz,et al.  New Continuous-Time Multibit Sigma–Delta Modulators With Low Sensitivity to Clock Jitter , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Floyd M. Gardner,et al.  A Transformation for Digital Simulation of Analog Filters , 1986, IEEE Trans. Commun..

[5]  Kenneth W. Martin,et al.  High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[6]  M. A. Copeland,et al.  A single-loop second-order /spl Delta//spl Sigma/ frequency discriminator , 1996, 1996 IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design. Proceedings.

[7]  Michiel Steyaert,et al.  CMOS Fractional-N Synthesizers: Design for High Spectral Purity and Monolithic Integration , 2003 .

[8]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[9]  Francisco Colodro Ruiz,et al.  Continuous-Time Sigma–Delta Modulator With an Embedded Pulsewidth Modulation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Jaewook Kim,et al.  Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[12]  Matthew Z. Straayer,et al.  9. Oversampled ADC Using VCO-Based Quantizers , 2010 .

[13]  Haiming Tang,et al.  Time-referenced single-path multi-bit /spl Delta//spl Sigma/ ADC using a VCO-based quantizer , 2000 .

[14]  Terri S. Fiez,et al.  using a VCO-Based Quantizer , 2000 .

[15]  G. Temes.  Delta-sigma data converters , 1994 .

[16]  M. Høvin,et al.  Delta-sigma modulators using frequency-modulated intermediate values , 1997, IEEE J. Solid State Circuits.

[17]  E. Roza,et al.  Analog-to-digital conversion via duty-cycle modulation , 1997 .

[18]  Ian Galton.  Analog-input digital phase-locked loops for precise frequency and phase demodulation , 1995 .

[19]  Theodore S. Rappaport,et al.  Wireless communications - principles and practice , 1996 .

[20]  Bram Nauta,et al.  Architectures for RF Frequency Synthesizers , 2002 .

[21]  Ramesh Harjani,et al.  Design of low-phase-noise CMOS ring oscillators , 2002 .

[22]  Urs Denier,et al.  Analysis and Design of an Ultralow-Power CMOS Relaxation Oscillator , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Terri S. Fiez,et al.  Stability analysis of high-order delta-sigma modulation for ADC's , 1994 .