DC Offset Error Compensation for Synchronous Reference Frame PLL in Single-Phase Grid-Connected Converters

This letter proposes a dc offset error compensation algorithm for synchronous reference frame phase-locked loop (PLL) in single-phase grid-connected converters. The errors generated from the grid voltage measurement circuits can be divided into dc offset and scaling errors. These errors may cause the undesirable periodic ripples with grid frequency in the synchronous reference frame PLL. As a result, the performance of the power conversion systems is degraded. In this letter, the effects of the dc offset and scaling errors are comprehensively analyzed based on the synchronous dq frame PLL. In particular, the dc offset error can be estimated and compensated by controlling the synchronous d-axis voltage in a PLL system to be zero. The proposed algorithm does not require any additional hardware and can be implemented by a simple proportional-integral controller and an integral operation. Experimental results are presented to demonstrate the effective- ness of the proposed dc offset error compensation algorithm.

[1]  Seung-Ki Sul,et al.  A new phase detecting method for power conversion systems considering distorted conditions in power system , 1999, Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370).

[2]  Se-Kyo Chung,et al.  A phase tracking system for three phase utility interface inverters , 2000 .

[3]  J. Bordonau,et al.  Topologies of single-phase inverters for small distributed power generators: an overview , 2004, IEEE Transactions on Power Electronics.

[4]  S.M. Silva,et al.  Performance evaluation of PLL algorithms for single-phase grid-connected systems , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..

[5]  Hyun Woo Lee,et al.  Precision control of single-phase PWM inverter using PLL compensation , 2005 .

[6]  M. Aredes,et al.  A DQ Synchronous Reference Frame Current Control for Single-Phase Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[7]  M. Aredes,et al.  A DQ Synchronous Reference Frame Control for Single-Phase Converters , 2005 .

[8]  F. Blaabjerg,et al.  A review of single-phase grid-connected inverters for photovoltaic modules , 2005, IEEE Transactions on Industry Applications.

[9]  Remus Teodorescu,et al.  A New Single-Phase PLL Structure Based on Second Order Generalized Integrator , 2006 .

[10]  D. Boroyevich,et al.  Decoupled Double Synchronous Reference Frame PLL for Power Converters Control , 2007, IEEE Transactions on Power Electronics.

[11]  V.G. Agelidis,et al.  Offset rejection for PLL based synchronization in grid-connected converters , 2008, 2008 Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition.

[12]  G.K. Venayagamoorthy,et al.  Multiple Reference Frame-Based Control of Three-Phase PWM Boost Rectifiers under Unbalanced and Distorted Input Conditions , 2008, IEEE Transactions on Power Electronics.

[13]  Frede Blaabjerg,et al.  Accurate and Less-Disturbing Active Antiislanding Method Based on PLL for Grid-Connected Converters , 2010, IEEE Transactions on Power Electronics.

[14]  Dushan Boroyevich,et al.  Phase-Locked Loop Noise Reduction via Phase Detector Implementation for Single-Phase Systems , 2011, IEEE Transactions on Industrial Electronics.

[15]  Gabriel Garcera,et al.  An Active Anti-Islanding Method Based on Phase-PLL Perturbation , 2011, IEEE Transactions on Power Electronics.

[16]  S Shinnaka,et al.  A Novel Fast-Tracking D-Estimation Method for Single-Phase Signals , 2011, IEEE Transactions on Power Electronics.

[17]  M. Karimi-Ghartemani,et al.  Addressing DC Component in PLL and Notch Filter Algorithms , 2012, IEEE Transactions on Power Electronics.