The statistics of device variations and its impact on SRAM bitcell performance, leakage and stability

It has been recognized that as CMOS technology scales, the accompanied scaling of the conventional 6T-SRAM bitcell require careful assessment of the role of device variations on its stability, electrical performance and leakage. As part of our SRAM design methodology, we have studied the statistics of local and across-wafer variations in bitcell-related parameters by using a series of specialized electrical test structures. The resulting quantification of the device variations are useful towards developing accurate mismatch models that can in turn be used to design not only robust SRAM bitcells but also functionally robust memory arrays wherein the role of bitline leakage and the statistics of 'tail-bits' are understood

[1]  Norman C. Beaulieu,et al.  Estimating the distribution of a sum of independent lognormal random variables , 1995, IEEE Trans. Commun..

[2]  Anurag Mittal,et al.  Nano-CMOS Circuit and Physical Design , 2004 .

[3]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[4]  W. Rhim,et al.  United States Patent , 2007 .

[5]  Colin C. McAndrew,et al.  Statistical modeling for circuit simulation , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[6]  S. Ramesh,et al.  A high-performance SRAM technology with reduced chip-level routing congestion for SoC , 2005, Sixth international symposium on quality electronic design (isqed'05).

[7]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[8]  応用物理学会.  1995 Symposium on VLSI Technology. Digest of Technical Papers , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[9]  J.J. Liaw,et al.  The design, analysis, and development of highly manufacturable 6-T SRAM bitcells for SoC applications , 2005, IEEE Transactions on Electron Devices.

[10]  S. Ramesh,et al.  Impact of interconnect process variations on memory performance and design , 2005, Sixth international symposium on quality electronic design (isqed'05).