Evaluation of design alternatives for the 2-D-discrete wavelet transform

In this paper, the three main hardware architectures for the 2-D discrete wavelet transform (2-D-DWT) are reviewed. Also, optimization techniques applicable to all three architectures are described. The main contribution of this work is the quantitative comparison among these design alternatives for the 2-D-DWT. The comparison is performed in terms of memory requirements, throughput, and energy dissipation, and is based on a theoretical analysis of the alternative architectures and schedules. Memory requirements, throughput, and energy are expressed by analytical equations with parameters from both the 2-D-DWT algorithm and the implementation platform. The parameterized equations enable the early but efficient exploration of the various tradeoffs related to the selection to the one or the other architecture.

[1]  Tsuyoshi Isshiki,et al.  Scalable VLSI architectures for lattice structure-based discrete wavelet transform , 1998 .

[2]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[3]  Stéphane Mallat,et al.  Multifrequency channel decompositions of images and wavelet models , 1989, IEEE Trans. Acoust. Speech Signal Process..

[4]  Antonio Ortega,et al.  Line-based, reduced memory, wavelet image compression , 2000, IEEE Trans. Image Process..

[5]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[7]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[8]  G. Knowles.  VLSI architecture for the discrete wavelet transform , 1990 .

[9]  Gauthier Lafruit,et al.  Optimal memory organization for scalable texture codecs in MPEG-4 , 1999, IEEE Trans. Circuits Syst. Video Technol..

[10]  Y. Nakagome,et al.  Trends in low-power RAM circuit technologies , 1995 .

[11]  Paul E. Landman,et al.  Low-power architectural design methodologies , 1995 .

[12]  Chen-Yi Lee,et al.  An efficient VLSI architecture for separable 2-D discrete wavelet transform , 1999, Proceedings 1999 International Conference on Image Processing (Cat. 99CH36348).

[13]  T. Nishitani,et al.  VLSI architectures for discrete wavelet transforms , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Chaitali Chakrabarti,et al.  Architectures for wavelet transforms: A survey , 1996, J. VLSI Signal Process..

[15]  Paul E. Landman,et al.  High-level power estimation , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.