Management of the last level cache for multimedia application system
暂无分享,去创建一个
Wei Zhang | Lei Li | Xing Zhang | Huiyao An
[1] Víctor Viñals,et al. ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache , 2012, TACO.
[2] Koen De Bosschere,et al. Introduction to the special issue on high-performance and embedded architectures and compilers , 2012, TACO.
[3] Zhe Wang,et al. Rank idle time prediction driven last-level cache writeback , 2012, MSPC '12.
[4] Lizy Kurian John,et al. The virtual write queue: coordinating DRAM and last-level cache policies , 2010, ISCA.
[5] Rami G. Melhem,et al. Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems , 2012, TACO.
[6] Onur Mutlu,et al. Prefetch-Aware DRAM Controllers , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[7] Stijn Eyerman,et al. Fine-grained DVFS using on-chip regulators , 2011, TACO.
[8] Parijat Dube,et al. Performance modeling and characterization of large last level caches , 2012, ISPASS.
[9] Wei Zhang,et al. Cache Performance Optimization for SoC Vedio Applications , 2014, J. Multim..
[10] Lizy Kurian John,et al. Cache Friendliness-Aware Managementof Shared Last-Level Caches for HighPerformance Multi-Core Systems , 2014, IEEE Transactions on Computers.