Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs

We have investigated short-channel effects of ultrathin (4-18-nm thick) silicon-on-insulator (SOI) n-channel MOSFET's in the 40-135 nm gate length regime. It is experimentally and systematically found that the threshold voltage (V/sub th/) roll-off and subthreshold slope (S-slope) are highly suppressed as the channel SOI thickness is reduced. The experimental 40-nm gate length, 4-nm thick ultrathin SOI n-MOSFET shows the S-slope of only 75 mV and the /spl Delta/V/sub th/ of only 0.07 V as compared to the value in the case of the long gate-length (135 nm) device. Based on these experimental results, the remarkable advantage of an ultrathin SOI channel in suppressing the short-channel effects is confirmed for future MOS devices.

[1]  Karl Goser,et al.  Matching analysis of deposition defined 50-nm MOSFET's , 1998 .

[2]  M. V. Fischetti,et al.  Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go? , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  E. Leobandung,et al.  A 7.9/5.5 psec room/low temperature SOI CMOS , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  50-nm channel nMOSFET/SIMOX with an ultrathin 2- or 6-nm thick silicon layer and their significant features of operations , 1997, IEEE Electron Device Letters.

[5]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[6]  Yuan Taur,et al.  Submicrometer-channel CMOS for low-temperature operation , 1987, IEEE Transactions on Electron Devices.

[7]  T. Sekigawa,et al.  Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate , 1984 .

[8]  Takao Yonehara,et al.  Epitaxial layer transfer by bond and etch back of porous Si , 1994 .

[9]  Y. J. Park,et al.  Partially depleted SOI NMOSFET's with self-aligned polysilicon gate formed on the recessed channel region , 1997 .

[10]  Yuan Taur,et al.  High performance 0.1 /spl mu/m CMOS devices with 1.5 V power supply , 1993, Proceedings of IEEE International Electron Devices Meeting.

[11]  C. Fiegna,et al.  Sub-50 nm gate length n-MOSFETs with 10 nm phosphorus source and drain junctions , 1993, Proceedings of IEEE International Electron Devices Meeting.

[12]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[13]  40 nm gate length ultra-thin SOI n-MOSFETs with a backside conducting layer , 1998, 56th Annual Device Research Conference Digest (Cat. No.98TH8373).

[14]  Kenichi Ishii,et al.  Suppressed threshold voltage roll-off characteristic of 40 nm gate length ultrathin SOI MOSFET , 1998 .