Detailed analysis of FIBL in MOS transistors with high-k gate dielectrics

This paper analyzes in detail the fringing induced barrier lowering (FIBL) in MOS transistors with high-k gate dielectrics using 2D device simulations. We found that the device short channel performance is degraded with increase in gate dielectric permittivity (K/sub gate/) due to an increase in the dielectric physical thickness to channel length ratio. For K/sub gate/ greater than K/sub si/, we observe a substantial coupling between source and drain regions through the gate insulator. This fact is validated by extensive device simulations with different channel length and overlap length over a wide range of dielectric permittivities. We also observe that the overlap length is an important parameter for optimizing DC performance in short channel MOS transistors. The effect of stacked gate dielectric and lateral channel engineering on the performance of high-k gate dielectric MOS transistors is also studied to substantiate the above observations.

[1]  A. Inani,et al.  Channel engineering for high speed sub-1.0 V power supply deep sub-micron CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[2]  S. Mudanai,et al.  Source-side barrier effects with very high-K dielectrics in 50 nm Si MOSFETs , 1999, 1999 57th Annual Device Research Conference Digest (Cat. No.99TH8393).

[3]  Ming-Ren Lin,et al.  Fringing-induced barrier lowering (FIBL) in sub-100 nm MOSFETs with high-K gate dielectrics , 1998 .

[4]  Bin Yu,et al.  Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET's , 1997 .

[5]  J.M.C. Stork,et al.  The impact of high-/spl kappa/ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs , 1999 .

[6]  K. Goto,et al.  Continued growth in CMOS beyond 0.10 μm , 2002 .

[7]  J. Suehle,et al.  Challenges of high-k gate dielectrics for future MOS devices , 2001, 2001 6th International Symposium on Plasma- and Process-Induced Damage (IEEE Cat. No.01TH8538).

[8]  R. Wallace,et al.  High-κ gate dielectrics: Current status and materials properties considerations , 2001 .

[9]  D. Frank,et al.  Analysis of the design space available for high- kgate dielectrics in nanoscale MOSFETs , 2000 .

[10]  Madhav P. Desai,et al.  Effect of fringing capacitances in sub 100 nm MOSFETs with high-K gate dielectrics , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[11]  Qi Xiang,et al.  Limits of gate-oxide scaling in nano-transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[12]  Madhav P. Desai,et al.  The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance , 2002 .

[13]  Y. Taur,et al.  Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.