ESD protection design for broadband RF circuits with decreasing-size distributed protection scheme
暂无分享,去创建一个
Ming-Dou Ker | Bing-Jye Kuo | M. Ker | B. Kuo
[1] R.M.D.A. Velghe,et al. Diode network used as ESD protection in RF applications , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.
[2] B. Kleveland,et al. Distributed ESD protection for high-speed integrated circuits , 2000, IEEE Electron Device Letters.
[3] Kaustav Banerjee,et al. Analysis and design of distributed ESD protection circuits for high-speed mixed-signal and RF ICs , 2002 .
[4] P. Leroux,et al. A 0.8 dB NF ESD-protected 9 mW CMOS LNA , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[5] R.W. Dutton,et al. Analysis and optimization of distributed ESD protection circuits for high-speed mixed-signal and RF applications , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.
[6] Tung-Yang Chen,et al. ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications , 2000, IEEE Journal of Solid-State Circuits.
[7] M. Ker. Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI , 1999 .
[8] Kaustav Banerjee,et al. Analysis and design of ESD protection circuits for high-frequency/RF applications , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.
[9] S. Wong,et al. Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design , 2001, IEEE J. Solid State Circuits.
[10] Paul Leroux,et al. A 0.8 dB NF ESD-protected 9 mW CMOS LNA , 2001 .