Die stress characterization in flip chip on laminate assemblies

Minimizing device side die stresses is especially important when multiple copper/low-k interconnect redistribution layers are present. Mechanical stress distributions in packaged silicon die resulting during assembly or environmental testing can be accurately characterized using test chips incorporating integral piezoresistive sensors. In this paper, measurements of thermally induced stresses in flip chip on laminate assemblies are presented. Transient die stress measurements have been made during underfill cure, and the room temperature die stresses in final cured assemblies have been compared for several different underfill encapsulants. In addition, stress variations have been monitored in the assembled flip chip die as the test boards were subjected to slow temperature changes from -40 to +150/spl deg/C. Using these measurements and ongoing numerical simulations, valuable insight has been gained on the effects of assembly variables and underfill material properties on the reliability of flip chip packages.

[1]  Daniel F. Baldwin,et al.  Correlation of flip chip underfill process parameters and material properties with in-process stress generation , 1998, ECTC 1998.

[2]  James N. Sweet,et al.  Die Stress Measurement Using Piezoresistive Stress Sensors , 1993 .

[3]  D.G. Yang,et al.  Determination of visco-elastic properties during the curing process of underfill materials , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[4]  P. Lall,et al.  Leading indicators-of-failure for prognosis of electronic and MEMS packaging , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[5]  R.C. Jaeger,et al.  Silicon piezoresistive stress sensors and their application in electronic packaging , 2001, IEEE Sensors Journal.

[6]  R. Johnson,et al.  Measurement of Backside Flip Chip Die Stresses using Piezoresistive Test Die , 1999, ECTC 1999.

[7]  Bogdan M. Wilamowski,et al.  Design and Calibration of Optimized (111) Silicon Stress Sensing Test Chips , 1997 .

[8]  D.G. Yang,et al.  Combined experimental and numerical investigation on flip chip solder fatigue with cure-dependent underfill properties , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[9]  J. N. Sweet,et al.  Calculation and validation of thermomechanical stresses in flip chip BGA using the ATC4.2 test vehicle , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[10]  D.G. Yang,et al.  Parameter sensitivity study of cure-dependent underfill properties on flip chip failures , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[11]  Richard C. Jaeger,et al.  Piezoresistive Stress Sensors for Structural Analysis of Electronic Packages , 1991 .

[12]  Richard C. Jaeger,et al.  In-situ stress state measurements during chip-on-board assembly , 1999 .

[13]  Daniel F. Baldwin,et al.  In process stress analysis of flip-chip assemblies during underfill cure , 1998 .

[14]  R. C. Jaeger,et al.  Three dimensional die surface stress measurements in delaminated and non-delaminated plastic packages , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[15]  Richard C. Jaeger,et al.  Die surface stress variation during thermal cycling and thermal aging reliability tests , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[16]  Jeffrey C. Suhling,et al.  Errors associated with the design, calibration and application of piezoresistive stress sensors in (100) silicon , 1994 .