Parameterized FIR Filtering IP Cores for Reusable SoC Design

In this paper, intellectual property (IP) cores for unfolded direct form (UDF) and folded direct form (FDF) FIR filters are presented. The proposed IP cores are parameterized and programmable in terms of data bits, coefficient bits, filter order and the type of filter (low pass, high pass, band pass etc). The IP cores are implemented for 8 bit and 16 bit data and coefficient widths on XC3sl000ft256-4 device. The parameterized IP cores can be used for reusable system-on-chip (SoC) design. Core architectures of UDF and FDF FIR Filter are described in detail and favorable results for area/speed performance are reported

[1]  Keshab K. Parhi,et al.  Synthesis of low power folded programmable coefficient FIR digital filters , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[2]  Tughrul Arslan,et al.  Algorithmic low power FIR cores , 2003 .

[3]  Tughrul Arslan,et al.  Low power implementation of linear phase FIR filters for single multiplier CMOS based DSPs , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[4]  Daniel D. Gajski,et al.  Embedded tutorial: essential issues for IP reuse , 2000, ASP-DAC '00.

[5]  Tughrul Arslan,et al.  Architectural trade-offs in the design of low power FIR filtering cores , 2004 .

[6]  Tughrul Arslan,et al.  High throughput and low power FIR filtering IP cores , 2004, IEEE International SOC Conference, 2004. Proceedings..

[7]  Tughrul Arslan,et al.  Algorithmic implementation of low-power high performance FIR filtering IP cores , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[8]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[9]  V. Chaiyakul,et al.  Essential issues for IP reuse , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[10]  Jie Zhang,et al.  A high-speed, programmable, CSD coefficient FIR filter , 2002, IEEE Trans. Consumer Electron..

[11]  Wei Shaojun,et al.  Parameterized IP core design , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[12]  Kaushik Roy,et al.  High-performance FIR filter design based on sharing multiplication , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[13]  John Chilton,et al.  IP reuse in the system on a chip era , 2000, ISSS '00.