Dual-Plane Switch Architecture for Time-Triggered Ethernet
暂无分享,去创建一个
[1] Giorgio C. Buttazzo,et al. FTT-Ethernet: a flexible real-time communication protocol that supports dynamic QoS management on Ethernet-based systems , 2005, IEEE Transactions on Industrial Informatics.
[2] J.-d. Decotignie. The Many Faces of Industrial Ethernet [Past and Present] , 2009, IEEE Industrial Electronics Magazine.
[3] Srinivasan Keshav,et al. An Engineering Approach to Computer Networking: ATM Networks , 1996 .
[4] Martin Reisslein,et al. Ultra-Low Latency (ULL) Networks: The IEEE TSN and IETF DetNet Standards and Related 5G ULL Research , 2018, IEEE Communications Surveys & Tutorials.
[5] Julian Proenza,et al. Designing fault-diagnosis and reintegration to prevent node redundancy attrition in highly reliable control systems based on FTT-Ethernet , 2016, 2016 IEEE World Conference on Factory Communication Systems (WFCS).
[6] Jean-Dominique Decotignie. The Many Faces of Industrial Ethernet , 2009 .
[7] Nick McKeown,et al. Practical algorithms for performance guarantees in buffered crossbars , 2005, Proceedings IEEE 24th Annual Joint Conference of the IEEE Computer and Communications Societies..
[8] John C. Eidson,et al. IEEE-1588(Trademark) Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems , 2002 .
[9] J. Turner,et al. Strong Performance Guarantees for Asynchronous Buffered Crossbar Schedulers , 2009, IEEE/ACM Transactions on Networking.
[10] Nick McKeown,et al. The iSLIP scheduling algorithm for input-queued switches , 1999, TNET.
[11] Michael Paulitsch,et al. Time-Triggered Ethernet , 2014 .