Multilevel Design Understanding: From specification to logic

We present an outline of the field of Multilevel Design Understanding by first defining and motivating the related problems, and then describing the key issues which must be addressed in future research.

[1]  Sandip Ray,et al.  Transaction flows and executable models: formalization and analysis of message-passing protocols , 2015, 2015 Formal Methods in Computer-Aided Design (FMCAD).

[2]  Rolf Drechsler,et al.  Simulation graphs for reverse engineering , 2015, 2015 Formal Methods in Computer-Aided Design (FMCAD).

[3]  Ian G. Harris,et al.  GLAsT: Learning formal grammars to translate natural language specifications into hardware assertions , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  Rolf Drechsler,et al.  Lips: An IDE for model driven engineering based on natural language processing , 2013, 2013 1st International Workshop on Natural Language Analysis in Software Engineering (NaturaLiSE).

[5]  Alexander Finder,et al.  A Simulation-Based Approach for Automated Feature Localization , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Sanjit A. Seshia,et al.  Reverse engineering circuits using behavioral pattern mining , 2012, 2012 IEEE International Symposium on Hardware-Oriented Security and Trust.

[7]  Swarup Bhunia,et al.  Correctness and security at odds: Post-silicon validation of modern SoC designs , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[8]  Wolfgang Müller,et al.  Generation of Executable Testbenches from Natural Language Requirement Specifications for Embedded Real-Time Systems , 2010, DIPES/BICC.

[9]  Alexander Finder,et al.  Automated feature localization for hardware designs using coverage metrics , 2012, DAC Design Automation Conference 2012.

[10]  Rainer Koschke,et al.  Locating Features in Source Code , 2003, IEEE Trans. Software Eng..

[11]  Alexander Finder,et al.  Tuning dynamic data flow analysis to support design understanding , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Vincent Beroulle,et al.  Functional Verification of RTL Designs driven by Mutation Testing metrics , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[13]  Zurab Khasidashvili,et al.  Industrial Strength SAT-based Alignability Algorithm for Hardware Equivalence Verification , 2007 .

[14]  Walling R. Cyre,et al.  Generating VHDL models from natural language descriptions , 1994, EURO-DAC '94.

[15]  Stefania Gnesi,et al.  Assisting requirement formalization by means of natural language translation , 1994, Formal Methods Syst. Des..

[16]  Luca Benini,et al.  A survey of Boolean matching techniques for library binding , 1997, TODE.

[17]  Alice C. Parker,et al.  PHRAN-SPAN: A Natural Language Interface for System Specifications , 1987, 24th ACM/IEEE Design Automation Conference.

[18]  John Stasko,et al.  Visualization for Fault Localization , 2003 .

[19]  Arunprasath Shankar,et al.  Ontology-guided conceptual analysis of design specifications , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[20]  David Harel,et al.  LSCs: Breathing Life into Message Sequence Charts , 1999, Formal Methods Syst. Des..

[21]  Rolf Drechsler,et al.  Localizing features of ESL models for design understanding , 2012, Proceeding of the 2012 Forum on Specification and Design Languages.

[22]  Ashish Tiwari,et al.  Template-based circuit understanding , 2014, 2014 Formal Methods in Computer-Aided Design (FMCAD).

[23]  Robert K. Brayton,et al.  Improvements to Technology Mapping for LUT-Based FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Emmanuelle Encrenaz-Tiphène,et al.  Mutation Based Feature Localization , 2014, 2014 15th International Microprocessor Test and Verification Workshop.

[25]  Robert Wille,et al.  Assisted Behavior Driven Development Using Natural Language Processing , 2012, TOOLS.