Dummy fill aware buffer insertion during routing

This paper studies the impacts of dummy fill for chemical mechanical polishing (CMP)-induced capacitance variation on buffer insertion during routing. Compared with existing methods, our algorithm is more feasible by performing buffer insertion not in post-process but during routing. Our contributions are threefold. First, we introduce a fast dummy fill estimation algorithm based on [4], which is better than traditional linear programming (LP) algorithm and suitable for early estimation. Second, based on some reasonable assumptions, we present an optimum virtual dummy fill method to estimate dummy position and the effects on the interconnect capacitance. Third, further analysis shows that the influences on the intermediate layer are more than that on the global layer, and as the required metal layer density increases the influences become more serious. Experiments gave the similar results and verified the necessity of early dummy fill estimation. Our dummy fill aware buffer insertion during early routing is promising and necessary.

[1]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[2]  Jiang Hu,et al.  Coupling aware timing optimization and antenna avoidance in layer assignment , 2005, ISPD '05.

[3]  Weiping Shi,et al.  A fast algorithm for optimal buffer insertion , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Yu Chen,et al.  Performance-impact limited-area fill synthesis , 2003, SPIE Advanced Lithography.

[5]  Jinjun Xiong,et al.  Simultaneous buffer insertion and wire sizing considering systematic CMP variation and random leff variation , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Shyh-Chyi Wong,et al.  Modeling of interconnect capacitance, delay, and crosstalk in VLSI , 2000 .

[7]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990, IEEE International Symposium on Circuits and Systems.

[8]  Charles J. Alpert,et al.  Wire segmenting for improved buffer insertion , 1997, DAC.

[9]  Andrew B. Kahng,et al.  Monte-Carlo algorithms for layout density control , 2000, ASP-DAC '00.

[10]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, Proceedings 37th Design Automation Conference.

[11]  Jinjun Xiong,et al.  Variability-Driven Considerations in the Design of Integrated-Circuit Global Interconnects , 2004 .