In-depth characterization of the hole mobility in 50-nm process-induced strained MOSFETs
暂无分享,去创建一个
G. Ghibaudo | F. Andrieu | T. Ernst | S. Deleonibus | M. Jurczak | C. Ravit
[1] R. Chau,et al. A 90-nm logic technology featuring strained-silicon , 2004, IEEE Transactions on Electron Devices.
[2] A. Grill,et al. Strained Si NMOSFETs for high performance CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).
[3] P. Solomon,et al. Six-band k⋅p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness , 2003 .
[4] Gerard Ghibaudo,et al. Characterization of the effective mobility by split C(V) technique in sub 0.1 μm Si and SiGe PMOSFETs , 2005 .
[5] Lucian Shifren,et al. Quantum mechanical calculation of hole mobility in silicon inversion layers under arbitrary stress , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[6] T. Ghani,et al. Front end stress modeling for advanced logic technologies , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[7] S. Thompson,et al. Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[8] G. Ghibaudo,et al. Improved split C-V method for effective mobility extraction in sub-0.1-/spl mu/m Si MOSFETs , 2004, IEEE Electron Device Letters.
[9] S. Satoh,et al. A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[10] M. Silberstein,et al. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.
[11] H. Nayfeh,et al. Strained silicon MOSFET technology , 2002, Digest. International Electron Devices Meeting,.
[12] Gerard Ghibaudo,et al. New method for the extraction of MOSFET parameters , 1988 .
[13] S. Narasimha,et al. Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs , 2002, Digest. International Electron Devices Meeting,.