Continuous analytic I—V model for GS DG MOSFETs including hot-carrier degradation effects

We have studied the influence of hot-carrier degradation effects on the drain current of a gate-stack double-gate (GS DG) MOSFET device. Our analysis is carried out by using an accurate continuous current?voltage (I?V) model, derived based on both Poisson's and continuity equations without the need of charge-sheet approximation. The developed model offers the possibility to describe the entire range of different regions (subthreshold, linear and saturation) through a unique continuous expression. Therefore, the proposed approach can bring considerable enhancement at the level of multi-gate compact modeling including hot-carrier degradation effects.

[1]  Y. Taur,et al.  A continuous, analytic drain-current model for DG MOSFETs , 2004 .

[2]  Sung-Mo Kang,et al.  Modeling of nMOS transistors for simulation of hot-carrier-induced device and circuit degradation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  F. Djeffal,et al.  A two-dimensional analytical analysis of subthreshold behavior to study the scaling capability of nanoscale graded channel gate stack DG MOSFETs , 2009 .

[4]  Chih-Hung Chen,et al.  Hot-carrier reliability of submicron NMOSFETs and integrated NMOS low noise amplifiers , 2006, Microelectron. Reliab..

[5]  F. Djeffal,et al.  A compact analytical current model including traps effects for GS DG MOSFETs , 2010, 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD).

[6]  J.J. Liou,et al.  A Review of Core Compact Models for Undoped Double-Gate SOI MOSFETs , 2007, IEEE Transactions on Electron Devices.

[7]  Wei Wang,et al.  A continuous, analytic drain-current model for DG MOSFETs , 2004, IEEE Electron Device Letters.

[8]  Yuan Taur.  An analytical solution to a double-gate MOSFET with undoped body , 2000, IEEE Electron Device Letters.

[9]  Narain D. Arora,et al.  MOSFET Modeling for VLSI Simulation - Theory and Practice , 2006, International Series on Advances in Solid State Electronics and Technology.

[10]  Yuan Taur,et al.  A Review on Compact Modeling of Multiple-Gate MOSFETs , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  D. Munteanu,et al.  Quantum short-channel compact modeling of drain-current in double-gate MOSFET , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..

[12]  N. Lakhdar,et al.  Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot-carrier induced interface charges , 2009, Microelectron. Reliab..

[13]  Y. Taur,et al.  A Unified Analytic Drain–Current Model for Multiple-Gate MOSFETs , 2008, IEEE Transactions on Electron Devices.

[14]  F. Djeffal,et al.  Analytical analysis of nanoscale fully depleted Double-Gate MOSFETs including the hot-carrier degradation effects , 2010 .

[15]  Hot-Carrier Reliability Simulation in Aggressively Scaled MOS Transistors , 2003 .

[16]  J. Vasi,et al.  Drain Current Model Including Velocity Saturation for Symmetric Double-Gate MOSFETs , 2008, IEEE Transactions on Electron Devices.

[17]  F. Djeffal,et al.  An analytical drain current model for GS GAA MOSFET including interfacial traps , 2010, 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD).

[18]  E. Pop.  Self-heating and scaling of thin body transistors , 2004 .

[19]  Fayçal Djeffal,et al.  Design and simulation of a nanoelectronic DG MOSFET current source using artificial neural networks , 2007 .

[20]  A. Dey,et al.  Analytical Model of Subthreshold Current and Slope for Asymmetric 4-T and 3-T Double-Gate MOSFETs , 2008, IEEE Transactions on Electron Devices.

[21]  B. Iñíguez,et al.  Continuous analytic I-V model for surrounding-gate MOSFETs , 2004, IEEE Electron Device Letters.

[22]  T. Nishida,et al.  A physically based mobility model for MOSFET numerical simulation , 1987, IEEE Transactions on Electron Devices.