Electrical Degradation and Recovery of Low-Temperature Polycrystalline-Silicon Thin-Film Transistors With Various Metal Gate Patterns

The plasma process-induced damage (PPID) of low-temperature polycrystalline-silicon (LTPS) thin-film transistors (TFTs) (LTPS TFTs) during metal gate manufacturing is studied in this work. Different metal gate architecture configurations were designed to reduce metal line resistance, optimize TFT driving ability, and suppress TFT leakage current by increasing metal gate thickness, modifying the TFT channel width/length, and adopting dual-gate TFT structure, respectively. Experimental results indicate the relationship of the degradation and reliability of TFT with different metal gate designs after positive-bias-temperature-instability stressing. Recovery effects against process damages are also demonstrated by post-etch treatments and gate dielectric modification. The trap-state densities are measured to investigate the PPID effects due to metal gate patterning and the passivation effects after different treatments.

[1]  Yung-Chun Wu,et al.  Electrical Degradation and Recovery of Low-Temperature Polycrystalline Silicon Thin-Film Transistors in Polycrystalline Silicon Plasma Process , 2011, IEEE Transactions on Electron Devices.

[2]  C. Su,et al.  Reliability Mechanisms of LTPS-TFT With $\hbox{HfO}_{2}$ Gate Dielectric: PBTI, NBTI, and Hot-Carrier Stress , 2008, IEEE Transactions on Electron Devices.

[3]  Sien Chi,et al.  Reduction of photoleakage current in polycrystalline silicon thin-film transistor using NH3 plasma treatment on buffer layer , 2008 .

[4]  Yoon-Ha Jeong,et al.  PBTI-Associated High-Temperature Hot Carrier Degradation of nMOSFETs With Metal-Gate/High- $k$ Dielectrics , 2008, IEEE Electron Device Letters.

[5]  Gunhee Han,et al.  Erratum for ‘High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers’ , 2008 .

[6]  H. Lin,et al.  Impacts of NH3 Plasma Treatment on Double-Gated Poly-Si Nanowire Thin-Film Transistors , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[7]  V. Huard,et al.  Novel Positive Bias Temperature Instability (PBTI) of N-Channel Mosfets with Plasma Nitrided Oxide , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[8]  Yong‐Hae Kim,et al.  Plasma-free hydrogenation of ultralow-temperature polycrystalline silicon thin-film transistors with SiNx:H as interlayer dielectric , 2006 .

[9]  A. Nathan,et al.  Driving schemes for a-Si and LTPS AMOLED displays , 2005, Journal of Display Technology.

[10]  C. Viswanathan.  Plasma-induced damage , 1999 .

[11]  Yean-Kuen Fang,et al.  The electrostatic charging damage on the characteristics and reliability of polysilicon thin-film transistors during plasma hydrogenation , 1997, IEEE Electron Device Letters.

[12]  O. Awadelkarim,et al.  Degradation of submicron N-channel MOSFET hot electron reliability due to edge damage from polysilicon gate plasma etching , 1994, IEEE Electron Device Letters.

[13]  S. M. Fluxman,et al.  Design and performance of digital polysilicon thin-film-transistor circuits on glass , 1994 .

[14]  O. Awadelkarim,et al.  Creation of deep gap states in Si during Cl2 or HBr plasma etch exposures , 1993 .

[15]  D. Ast,et al.  Development and electrical properties of undoped polycrystalline silicon thin film transistors for guest-host LCDs , 1988, Conference Record of the 1988 International Display Research Conference.

[16]  P. J. Scanlon,et al.  Conductivity behavior in polycrystalline semiconductor thin film transistors , 1982 .

[17]  C. Chen,et al.  Plasma-Induced Damage on the Performance and Reliability of Low-Temperature Polycrystalline Silicon Thin-Film Transistors , 2007 .

[18]  M. Liang,et al.  To suppress UV damage on the subthreshold characteristic of TFT during hydrogenation for high density TFT SRAM , 1997, IEEE Electron Device Letters.