Portable digital clock generator for digital signal processing applications

A fully integrated clock generator with behaviour similar to a PLL is proposed. A free-running ring oscillator is used as internal clock and the output clock is generated using two counters. The clock generator is described in synthesisable VHDL-code and can therefore easily be made from standard cells found in any commercial standard CMOS cell library.

[1]  Ahmad Hemami,et al.  A digitally controlled low-power clock multiplier for globally asynchronous locally synchronous designs , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[2]  M. Torkelson,et al.  A monolithic digital clock-generator for on-chip clocking of custom DSP's , 1996 .

[3]  John F. Wakerly,et al.  Digital design - principles and practices , 1990, Prentice Hall Series in computer engineering.