High-Speed and Low-Power PID Structures for Embedded Applications

In embedded control applications, control-rate and energy-consumption are two critical design issues. This paper presents a series of high-speed and lowpower finite-word-length PID controllers based on a new recursive multiplication algorithm. Compared to published results into the same conditions, savings of 431% and 20% are respectively obtained in terms of control-rate and dynamic power consumption. In addition, the new multiplication algorithm generates scalable PID structures that can be tailored to the desired performance and power budget. All PIDs are implemented at RTL level as technology-independent reusable IP-cores. They are reconfigurable according to two compile-time constants: set-point word-length and latency.

[1]  Louis P. Rubinfield.  A Proof of the Modified Booth's Algorithm for Multiplication , 1975, IEEE Transactions on Computers.

[2]  Homayoon Sam,et al.  A Generalized Multibit Recoding of Two's Complement Binary Numbers and Its Proof with Application in Multiplier Implementations , 1990, IEEE Trans. Computers.

[3]  Danny Crookes,et al.  Using signed digit arithmetic for low-power multiplication , 2007 .

[4]  Jean-Luc Gaudiot,et al.  A Simple High-Speed Multiplier Design , 2006, IEEE Transactions on Computers.

[5]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[6]  Shiann-Rong Kuang,et al.  Modified Booth Multipliers With a Regular Partial Product Array , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  GaudiotJean-Luc,et al.  A Simple High-Speed Multiplier Design , 2006 .

[8]  Wei Zhao,et al.  FPGA implementation of closed-loop control system for small-scale robot , 2005, ICAR '05. Proceedings., 12th International Conference on Advanced Robotics, 2005..

[9]  Peter-Michael Seidel,et al.  Secondary radix recodings for higher radix multipliers , 2005, IEEE Transactions on Computers.

[10]  Lotfi Kamoun,et al.  A digital PID controller for real time and multi loop control: a comparative study , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[11]  Paolo Montuschi,et al.  Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers , 2011, IEEE Transactions on Computers.

[12]  Karl Johan Åström,et al.  PID Controllers: Theory, Design, and Tuning , 1995 .

[13]  M.T. Fertsch,et al.  A 16 bitx16 bit pipelined multiplier macrocell , 1985, IEEE Journal of Solid-State Circuits.

[14]  Wei Wang,et al.  Design and Implementation of Modular FPGA-Based PID Controllers , 2007, IEEE Transactions on Industrial Electronics.

[15]  Vittal S. Rao,et al.  Design and implementation of digital controllers for smart structures using field programmable gate arrays , 1997 .

[16]  Karl-Erik Årzén,et al.  Computer Control: An Overview , 2002 .

[17]  Walter H. Ku,et al.  β-bit serial/parallel multipliers , 1991, J. VLSI Signal Process..