Reconfigurable computing: an innovative solution for multimedia and telecommunication networks simulation
暂无分享,去创建一个
Jordi Domingo-Pascual | Juanjo Noguera | Rosa M. Badia | Josep Solé-Pareta | J. Solé-Pareta | J. Domingo-Pascual | Juanjo Noguera
[1] David M. Nicol,et al. Parallel simulation of TCP/IP using TeD , 1997, WSC '97.
[2] Richard M. Fujimoto,et al. Parallel simulation techniques for large-scale networks , 1998, IEEE Commun. Mag..
[3] P. D. Noakes,et al. Reconfigurable special purpose hardware for scientific computation and simulation , 1992 .
[4] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[5] Richard M. Fujimoto,et al. A C++ Instance of TeD , 1996 .
[6] David R. Jefferson,et al. Virtual time , 1985, ICPP.
[7] A. Varma,et al. FAST: an FPGA-based simulation testbed for ATM networks , 1996, Proceedings of ICC/SUPERCOMM '96 - International Conference on Communications.
[8] Harvey F. Silverman,et al. Processor reconfiguration through instruction-set metamorphosis , 1993, Computer.
[9] R. M. Fujimoto,et al. Parallel discrete event simulation , 1989, WSC '89.
[10] Peter Y. K. Cheung,et al. On the viability of FPGA-based integrated coprocessors , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[11] W. David Sincoskie,et al. An overview of the AURORA gigabit testbed , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.
[12] Anujan Varma,et al. Latency-rate servers: a general model for analysis of traffic scheduling algorithms , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.
[13] A. El Gamal,et al. Synthesis method for field programmable gate arrays , 1993, Proc. IEEE.
[14] Duncan A. Buell,et al. Splash 2 , 1992, SPAA.
[15] Anujan Varma,et al. Latency-rate servers: a general model for analysis of traffic scheduling algorithms , 1998, TNET.
[16] Niklaus Wirth. Hardware Compilation: Translating Programs into Circuits , 1998, Computer.
[17] Theodore Antonakopoulos,et al. A real-time test-bed for prototyping cell-based communication networks , 1994, Proceedings of IEEE 5th International Workshop on Rapid System Prototyping.
[18] Richard M. Fujimoto,et al. MetaTeD --- A Meta Language for Modeling Telecommunication Networks , 1996 .
[19] Jonathan Rose,et al. Synthesis methods for field programmable gate arrays , 1993 .
[20] J. Steinman,et al. SPEEDES: Synchronous Parallel Environment for Emulation and Discrete-Event Simulation , 1991 .
[21] Brad L. Hutchings,et al. Implementation Approaches for Reconfigurable Logic Applications , 1995, FPL.
[22] Toshiaki Miyazaki,et al. A novel approach to real-time verification of transport system design using FPGA based emulator , 1996, Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype.
[23] Hui Zhang,et al. Service disciplines for guaranteed performance service in packet-switching networks , 1995, Proc. IEEE.
[24] Alexander G. Fraser,et al. Xunet 2: a nationwide testbed in high-speed networking , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.
[25] Naoaki Yamanaka,et al. Real-time emulation method for ATM switching systems in broadband ISDN , 1996, Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype.
[26] William H. Mangione-Smith,et al. Configurable Computing: The Road Ahead , 1997 .
[27] Donald F. Towsley,et al. Optimistic parallel simulation of reliable multicast protocols , 1998, PERV.
[28] Averill M. Law. Simulation software for communications networks: the state of the art , 1994, IEEE Communications Magazine.
[29] Jonathan Rose,et al. CALL FOR ARTICLES IEEE Design & Test of Computers Special Issue on Microprocessors , 1996 .
[30] Giovanni De Micheli,et al. Computer-aided hardware-software codesign , 1994, IEEE Micro.
[31] Jean Vuillemin,et al. Programmable Active Memories: A Performance Assessment , 1992, Heinz Nixdorf Symposium.
[32] G. Pacifici,et al. Prototyping network architectures on a supercomputer , 1996, Proceedings of 5th IEEE International Symposium on High Performance Distributed Computing.