Low-cost high-quality constant offset injection for SEIR-based ADC built-in-self-test

Linearity test is a fundamental test for ADCs in production. The stringent linearity requirement for an on-chip signal generator has made ADC built-in-self-test (BIST) solutions prohibitive in the past. The stimulus error identification and removal (SEIR) method has greatly reduced the linearity requirement. However, it still requires the addition of a highly stable voltage offset, which remains a daunting task. To solve this problem, this paper proposes a simple and low-power method to inject the required constant offset. It exploits the inherent capacitive sample-and-hold circuit used in various ADC architectures. It ensures the injected offset to have a very high constancy, which results in an accurate INL estimation. A 16-bit SAR ADC with the proposed BIST scheme is modeled and simulated in Matlab to prove its validity. The results show that the estimation error on the maximum INL is less than 0.07 LSB.

[1]  B. Wang,et al.  New high-precision circuits for on-chip capacitor ratio testing and sensor readout , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[2]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[3]  Edgar Sanchez-Sinencio,et al.  On-chip ramp generators for mixed-signal BIST and ADC self-test , 2003, IEEE J. Solid State Circuits.

[4]  Degang Chen,et al.  Cost effective signal generators for ADC BIST , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  Degang Chen,et al.  Accurate testing of analog-to-digital converters using low linearity signals with stimulus error identification and removal , 2005, IEEE Transactions on Instrumentation and Measurement.

[6]  Chen Zhao,et al.  Stimulus generator for SEIR method based ADC BIST , 2009, Proceedings of the IEEE 2009 National Aerospace & Electronics Conference (NAECON).