论文信息 - High level characterization and optimization of a GPSK modulator with genetic algorithm

High level characterization and optimization of a GPSK modulator with genetic algorithm

Today, design requirements are extending more and more from electronic (analogue and digital) to multidiscipline ones. These current needs imply implementation of methodologies to make the CAD product reliable in order to improve time to market, study costs, reusability and reliability of the design process. This paper proposes a high level design approach applied for the characterization and the optimization of fractional-N synthesizer acting as a direct GPSK modulator and designed for the UMTS standard application. It uses the hardware description language VHDL-AMS and a genetic algorithm to optimize the modulator with a considerably reduced CPU time before passing to a transistor level characterization.

[1] Michael H. Perrott. Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers , 1997 .

[2] S. M. Shahruz,et al. Novel phase-locked loops with enhanced locking capabilities , 2001, Proceedings of the 2002 American Control Conference (IEEE Cat. No.CH37301).

[3] J. Stensby,et al. An approximation of the pull-out frequency parameter in a second-order PLL , 2006, 2006 Proceeding of the Thirty-Eighth Southeastern Symposium on System Theory.

[4] S. M. Shahruz,et al. A low-noise and fast-locking phase-locked loop , 2003, Proceedings of the 2003 American Control Conference, 2003..

[5] Nouri Masmoudi,et al. High level optimization of a MSK modulator with experience plans - application to DECT standard , 2009, 2009 6th International Multi-Conference on Systems, Signals and Devices.

[6] Michael H. Perrott. PLL Design Using the PLL Design Assistant Program , 2005 .

[7] John H. Holland,et al. Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .