A 24-Gb/s 27 - 1 Pseudo Random Bit Sequence Generator IC in 0.13 μm Bulk CMOS

This work presents a 24Gb/s pseudo random bit sequence (PRBS) generator with a sequence length of 27 - 1. The circuit uses an interleaved linear feedback shift register and multiplexing architecture. An output voltage swing of 280mVpp is achieved for 24Gb/s data rate and 390mVpp for 10Gb/s. The circuit features a trigger output which allows to trigger the eye or the sequence pattern. The circuit is manufactured in 0.13 mum bulk CMOS technology and draws 183 mA at 1.5 V supply voltage

[1]  Josef Bock,et al.  100-Gb/s 27-1 and 54-Gb/s 211- 1 PRBS generators in sige bipolar technology , 2004 .

[2]  A. Ebberg,et al.  Generation of high-speed pseudorandom sequences using multiplex-techniques , 1996 .

[3]  Hans-Dieter Wohlmuth,et al.  A low power 13-Gb/s 2/sup 7/-1 pseudo random bit sequence generator IC in 120 nm bulk CMOS , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[4]  Jri Lee,et al.  A 10Gb/s CMOS adaptive equalizer for backplane applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  K. Aufinger,et al.  100-Gb/s 2/sup 7/-1 and 54-Gb/s 2/sup 11/-1 PRBS generators in SiGe bipolar technology , 2004, IEEE Journal of Solid-State Circuits.

[6]  M. Wurzer,et al.  40 Gbit/s 2/sup 7/-1 PRBS generator IC in SiGe bipolar technology , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[7]  Arpad L. Scholtz,et al.  Modeling of monolithic lumped planar transformers up to 20 GHz , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[8]  J.K. Notthoff,et al.  A 3.3-V 21-Gb/s PRBS generator in AlGaAs/GaAs HBT technology , 1999, IEEE Journal of Solid-State Circuits.

[9]  W.W. Walker,et al.  A 10 Gb/s receiver with equalizer and on-chip ISI monitor in 0.11 /spl mu/m CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[10]  B. Karajica,et al.  An 80-Gb/s 2/sup 31/-1 pseudorandom binary sequence generator in SiGe BiCMOS technology , 2005, IEEE Journal of Solid-State Circuits.

[11]  Arpad L. Scholtz,et al.  40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOS , 2003 .

[12]  H.-D. Wohlmuth,et al.  A 15 GHz 256/257 dual-modulus prescaler in 120 nm CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).