Verification of Generated VHDL Systems