A New Differential P-Channel Logic-Compatible Multiple-Time Programmable (MTP) Memory Cell With Self-Recovery Operation

This letter presents a novel differential p-channel logic-compatible multiple-time programmable (MTP) memory cell. This MTP cell has a pair of floating gates, and performs differential read to increase the on/off window. Additionally, a novel self-recovery operation is implemented to boost the floating gate level, thus avoiding the charge-loss problem due to the thin gate oxide requirement in advance logic nonvolatile memory applications. This differential cell with its self-recovery operation is a very promising MTP solution for gate oxide layer with a 70 Å thickness, and can be implemented by 3.3 V I/O in 90 nm and the advanced CMOS logic processes such as 45 nm and beyond.

[1]  Chrong Jung Lin,et al.  45nm Gateless Anti-Fuse Cell with CMOS Fully Compatible Process , 2007, 2007 IEEE International Electron Devices Meeting.

[2]  Chia-En Huang,et al.  A New Self-Aligned Nitride MTP Cell with 45nm CMOS Fully Compatible Process , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  Chenming Hu,et al.  A long-refresh dynamic/quasi-nonvolatile memory device with 2-nm tunneling oxide , 1999, IEEE Electron Device Letters.

[4]  R. S. Scott,et al.  Limitations on oxide thicknesses in flash EEPROM applications , 1996, Proceedings of International Reliability Physics Symposium.

[5]  Bin Wang,et al.  Highly Reliable 90-nm Logic Multitime Programmable NVM Cells Using Novel Work-Function-Engineered Tunneling Devices , 2007, IEEE Transactions on Electron Devices.

[6]  Chia-En Huang,et al.  A New Antifuse Cell With Programmable Contact for Advance CMOS Logic Circuits , 2008, IEEE Electron Device Letters.

[7]  Kwyro Lee,et al.  A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller , 2006, IEEE Journal of Solid-State Circuits.

[8]  J. Peng,et al.  A Novel Embedded OTP NVM Using Standard Foundry CMOS Logic Technology , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.

[9]  Ya-Chin King,et al.  New single-poly EEPROM with cell size down to 8F/sup 2/ for high density embedded nonvolatile memory applications , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[10]  Kenneth A. Sudduth,et al.  Electrically Erasable Programmable Logic Devices as an Aid for Teaching Digital Electronics , 1988 .

[11]  Charles Ching-Hsiang Hsu,et al.  Multi-level p-channel flash memory , 1998, 1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105).