Hierarchical automatic behavioral model generation of nonlinear analog circuits based on nonlinear symbolic techniques

We present an extended method of automatic behavioral model generation for nonlinear analog circuits. The focus is on a decrease of simulation time. A procedural model formulation approach is introduced, together with a new simplification method based on the recognition of physical transistor properties of the element models. The simplification process is performed with respect to simulation time, and a hierarchical modeling approach is proposed. The result of these extensions are models with an obvious speed-up in simulation time compared to the simulation of the original netlists.

[1]  Johan Schoukens,et al.  FIRST ESTIMATES OF WIENER-HAMMERSTEIN SYSTEMS USING A RANDOM MULTISINE EXCITATION , 2002 .

[2]  Georges Gielen,et al.  An intelligent analog IC design system based on manipulation of design equations , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[3]  O. Nelles Nonlinear System Identification: From Classical Approaches to Neural Networks and Fuzzy Models , 2000 .

[4]  Er-Wei Bai,et al.  A blind approach to the Hammerstein-Wiener model identification , 2002, Autom..

[5]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[6]  Andreas Bauer,et al.  Circuit Analysis and Optimization with Automatically Derived Volterra Kernels , 2000 .

[7]  MichaÅ RewieÅ ski A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices , 2002 .

[8]  B.A.A. Antao,et al.  Automatic Analog Model Generation For Behavioral Simulation , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[9]  Lars Hedrich,et al.  Equation-based behavioral model generation for nonlinear analog circuits , 1996, DAC '96.

[10]  J.I. Alonso,et al.  A new approach for the extraction of SPICE compatible models from measured parameters of microwave circuits , 1998, 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No.98CH36192).

[11]  G. Gielen Design challenges and emerging EDA solutions in mixed-signal IC design , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[12]  M. Hassoun,et al.  An element stamp implementation of active device models is for symbolic simulation , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.

[13]  Alberto L. Sangiovanni-Vincentelli,et al.  A macromodeling algorithm for analog circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  G. Gielen,et al.  Symbolic simulation of harmonic distortion in analog integrated circuits with weak nonlinearities , 1990, IEEE International Symposium on Circuits and Systems.

[15]  Kartikeya Mayaram,et al.  Neural network design for behavioral model generation with shape preserving properties , 2000, Proceedings 2000 IEEE/ACM International Workshop on Behavioral Modeling and Simulation.

[16]  Joel R. Phillips,et al.  Projection-based approaches for model reduction of weakly nonlinear, time-varying systems , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Luigi Fortuna,et al.  A generalized Chua Cell for Realizing any continuous n-Segment piecewise-Linear Function , 2001, Int. J. Bifurc. Chaos.

[18]  A. Zecevic,et al.  A partitioning algorithm for the parallel solution of differential-algebraic equations by waveform relaxation , 1999 .

[19]  Lennart Ljung,et al.  System Identification: Theory for the User , 1987 .

[20]  Giorgio Casinovi Automatic generation of models for circuit simulation , 1989, Proceedings of the 32nd Midwest Symposium on Circuits and Systems,.

[21]  Minyue Fu,et al.  A blind approach to Hammerstein model identification , 2002, IEEE Trans. Signal Process..

[22]  Lars Hedrich,et al.  Parameter controlled automatic symbolic analysis of nonlinear analog circuits , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[23]  Sven Mattisson,et al.  Dynamic partitioning for concurrent waveform relaxation-based circuit simulation , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[24]  Tughrul Arslan,et al.  Proceedings Design, Automation and Test in Europe Conference and Exhibition , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[25]  Georges G. E. Gielen,et al.  Design challenges and emerging EDA solutions in mixed-signal IC design , 2001, DATE.