论文信息 - Design of a High Speed and Low Latency

Design of a High Speed and Low Latency

This paper presents the design of an ultra high speed crypto-processor for next generation IT security. It addresses the next generation IT security requirements: the resistance against all attacks and high speed with low latency. The proposed processor is capable of generating cryptographically secured information at a rate of multi-ten Gbps. The performance of the processor is compared with that of other researchers which proves it's superiority over them.

Liakot Ali | Fazle Elahi Faisal | Mohd Alauddin Mohd Ali | Niranjan Roy

[1] Antonino Mazzeo,et al. An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.

[2] Kris Gaj,et al. Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays , 2001, CT-RSA.

[3] Ingrid Verbauwhede,et al. Minimum area cost for a 30 to 70 Gbits/s AES processor , 2004, IEEE Computer Society Annual Symposium on VLSI.

[4] Jean-Didier Legat,et al. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.

[5] Ingrid Verbauwhede,et al. A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[6] Ingrid Verbauwhede,et al. Speed-area trade-off for 10 to 100 Gbits/s throughput AES processor , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[7] Patrick Schaumont,et al. Design and performance testing of a 2.29-GB/s Rijndael processor , 2003, IEEE J. Solid State Circuits.

[8] Matti Tommiska,et al. A fully pipelined memoryless 17.8 Gbps AES-128 encryptor , 2003, FPGA '03.