High performance DES encryption in Virtex/sup TM/ FPGAs using JBits/sup TM/
暂无分享,去创建一个
[1] 염흥렬,et al. [서평]「Applied Cryptography」 , 1997 .
[2] Karl Gass,et al. A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond , 1999, CHES.
[3] Jens-Peter Kaps. High Speed FPGA Architectures for the Data Encryption Standard , 1998 .
[4] Eric Keller. JRoute: A Run-Time Routing API for FPGA Hardware , 2000, IPDPS Workshops.
[5] Seth Copen Goldstein,et al. A High-Performance Flexible Architecture for Cryptography , 1999, CHES.
[6] Philip Zimmermann,et al. PGP source code and internals , 1995 .
[7] Delon Levi,et al. JBits: Java based interface for reconfigurable computing , 1999 .
[8] D. Wagner,et al. New Results on the Two sh Encryption Algorithm , 1999 .
[9] William H. Mangione-Smith,et al. A case study of partially evaluated hardware circuits: Key-specific DES , 1997, FPL.
[10] Tom Kean,et al. DES key breaking, encryption and decryption on the XC6216 , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[11] Bruce Schneier,et al. The Twofish Encryption Algorithm , 1999 .