Analysis and simulation of a 2nd order ΔΣ modulator with single-comparator multi-bit quantizer
暂无分享,去创建一个
[1] Patrizia Greco,et al. A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS , 2005 .
[2] F. Kuttner,et al. A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.
[3] B.P. Ginsburg,et al. Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver , 2007, IEEE Journal of Solid-State Circuits.
[4] D.K. Su,et al. A 0.7-V 100-dB 870-μW digital audio ΣΔ modulator , 2008, 2008 IEEE Symposium on VLSI Circuits.
[5] YuQing Yang,et al. A Single-Die 124 dB Stereo Audio Delta-Sigma ADC With 111 dB THD , 2008, IEEE Journal of Solid-State Circuits.
[6] Yiannos Manoli,et al. A multibit continuous time sigma delta modulator with successive-approximation quantizer , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[7] Eric A. M. Klumperink,et al. A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[8] Michiel Steyaert,et al. Design of Multi-Bit Delta-SIGMA A/D Converters , 2002 .
[9] Izzet Kale,et al. On the effects of finite and nonlinear DC-gain of the amplifiers in switched-capacitor /spl Delta//spl Sigma/ modulators , 2005, 2005 IEEE International Symposium on Circuits and Systems.