Simulation study of Time-Average-Frequency based clock signal driving systems with embedded Digital-to-Analog Converters

The Flying Adder (FA) architecture is one of the latest developments in the area of on-chip frequency synthesis. It has two operating modes: integer-FA mode and fractional FA mode. In the fractional FA mode, a concept of Time-Average-Frequency is used to synthesize certain frequencies that cannot be easily obtained using traditional methods. The issue of using Time-Average-Frequency to drive digital systems has been studied in previous publications by the authors. In this paper, we investigate the impact of using Time-Average-Frequency based clock signals to drive systems with embedded Digital-to-Analog Converters (DAC).

[1]  Bang-Sup Song,et al.  Nyquist-Rate ADC and DAC , 2000, The VLSI Handbook.

[2]  V.S. Reinhardt.  A review of time jitter and digital systems , 2005, Proceedings of the 2005 IEEE International Frequency Control Symposium and Exposition, 2005..

[3]  Liming Xiu.  A Flying-Adder PLL technique enabling novel approaches for video/graphic applications , 2008, IEEE Transactions on Consumer Electronics.

[4]  Liming Xiu.  The concept of time-average-frequency and mathematical analysis of flying-adder frequency synthesis architecture , 2008, IEEE Circuits and Systems Magazine.

[5]  Liming Xiu.  A Novel DCXO Module for Clock Synchronization in MPEG2 Transport System , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Yih-Chyun Jenq.  Direct digital synthesizer with jittered clock , 1997 .

[7]  Liming Xiu.  Some open issues associated with the new type of component: digital-to-frequency converter [Open Column] , 2008, IEEE Circuits and Systems Magazine.

[8]  L. Angrisani,et al.  Modeling timing jitter effects in digital-to-analog converters , 2005 .

[9]  Arthur H. M. van Roermund,et al.  A general analysis on the timing jitter in D/A converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).