论文信息 - Analysis of the behavior of a dynamic latch comparator

Analysis of the behavior of a dynamic latch comparator

This brief deals with the behavior of a dynamic latch used as a voltage comparator. A detailed analysis of the fine settling phase is reported, putting in evidence the non-idealities which lead to comparison errors. A technique to minimize such errors is suggested. An experimental chip has been fabricated and measurements are reported and discussed.

Daniele D. Caviglia | Maurizio Valle | P. Cusinato | M. Bruccoleri

[1] Charles G. Sodini,et al. A high-speed CMOS comparator for use in an ADC , 1988 .

[2] Hendrikus J. M. Veendrick,et al. The behaviour of flip-flops used as synchronizers and prediction of their failure rate , 1980 .

[3] Behzad Razavi,et al. Design techniques for high-speed, high-resolution comparators , 1992 .

[4] F. O. Eynde,et al. A high-speed CMOS comparator with 8-b resolution , 1992 .