A 192MHz differential XO based frequency quadrupler with sub-picosecond jitter in 28nm CMOS

A low jitter 192MHz crystal reference quadrupler leverages a new active inductor based 48MHz differential XO, two skewed inverters, a new duty cycle correction circuit, and a frequency doubler. The 192MHz quadrupler can serve as a fast, low jitter reference for a low phase noise PLL and requires far less power and area than reference multiplying PLL or MDLL circuits. The measured RMS jitter is 168fs for the XO, and 184fs for 96MHz output (192MHz divide by 2). The entire circuit, including the XO, draws 5.5mA from a 1V supply and occupies 0.045mm2. To our best knowledge, this is the first reference frequency quadrupler with sub-picosecond jitter.

[1]  Behzad Razavi,et al.  RF Microelectronics (2nd Edition) (Prentice Hall Communications Engineering and Emerging Technologies Series) , 2011 .

[2]  Jing-Hong Conan Zhan,et al.  28.2 A 0.29mm2 frequency synthesizer in 40nm CMOS with 0.19psrms jitter and <-100dBc reference spur for 802.11ac , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[3]  SeongHwan Cho,et al.  A 14.2mW 2.55-to-3GHz cascaded PLL with reference injection, 800MHz delta-sigma modulator and 255fsrms integrated jitter in 0.13μm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Ahmed Nader Mohieldin,et al.  A 65nm CMOS DCXO system for generating 38.4MHz and a real time clock from a single crystal in 0.09mm2 , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Giovanni Marucci,et al.  21.1 A 1.7GHz MDLL-based fractional-N frequency synthesizer with 1.4ps RMS integrated jitter and 3mW power using a 1b TDC , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[6]  SeongHwan Cho,et al.  An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Tejasvi Anand,et al.  8.7 A 4-to-10.5Gb/s 2.2mW/Gb/s continuous-rate digital CDR with automatic frequency acquisition in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[8]  Jerry Whitaker,et al.  Microelectronics 2nd Edition , 2005 .

[9]  Hooman Darabi,et al.  A Differential Digitally Controlled Crystal Oscillator With a 14-Bit Tuning Resolution and Sine Wave Outputs for Cellular Applications , 2012, IEEE Journal of Solid-State Circuits.