OPERA: optimization with ellipsoidal uncertainty for robust analog IC design

As the design-manufacturing interface becomes increasingly complicated with IC technology scaling, the corresponding process variability poses great challenges for nanoscale analog/RF design. Design optimization based on the enumeration of process corners has been widely used, but can suffer from inefficiency and overdesign. In this paper we propose to formulate the analog and RF design with variability problem as a special type of robust optimization problem, namely robust geometric programming. The statistical variations in both the process parameters and design variables are captured by a pre-specified confidence ellipsoid. Using such optimization with ellipsoidal uncertainty approach, robust design can be obtained with guaranteed yield bound and lower design cost, and most importantly, the problem size grows linearly with number of uncertain parameters. Numerical examples demonstrate the efficiency and reveal the trade-off between the design cost versus the yield requirement. We will also demonstrate significant improvement in the design cost using this approach compared with corner-enumeration optimization.

[1]  Chenming Hu,et al.  Performance and Vdd scaling in deep submicrometer CMOS , 1998, IEEE J. Solid State Circuits.

[2]  Chenming Hu,et al.  Performance and V/sub dd/ scaling in deep submicrometer CMOS , 1998 .

[3]  Sung-Mo Kang,et al.  Worst-case analysis and optimization of VLSI circuit performances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  C. Hu,et al.  Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects , 1997 .

[5]  N. Takahashi,et al.  Design for manufacturability characterization and optimization of mixed-signal IP , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[6]  M. Romeo,et al.  Broad distribution effects in sums of lognormal random variables , 2002, physics/0211065.

[7]  Georges G. E. Gielen,et al.  Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Arkadi Nemirovski,et al.  Robust optimization – methodology and applications , 2002, Math. Program..

[9]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Sani R. Nassif,et al.  Impact of design-manufacturing interface on SoC design methodologies , 2004, IEEE Design & Test of Computers.

[11]  Rob A. Rutenbar,et al.  Efficient handling of operating range and manufacturing linevariations in analog cell synthesis , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Stephen P. Boyd,et al.  Optimization of inductor circuits via geometric programming , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[13]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[14]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[15]  Sani R. Nassif Design for Variability in DSM Technologies , 2000 .

[16]  Peter Feldmann,et al.  Statistical integrated circuit design , 1993 .

[17]  Stephen P. Boyd,et al.  A tutorial on geometric programming , 2007, Optimization and Engineering.