A New 8T Hybrid Nonvolatile SRAM With Ferroelectric FET

This paper proposes a new 8T nonvolatile SRAM (nvSRAM) cell employing ULP FinFETs and ferroelectric FinFETs to enable energy-efficient and low-latency store/recall operations. Different from other types of nvSRAM requiring additional circuitry or nonvolatile memories connected to a standard 6T SRAM cell to achieve nonvolatility, the proposed hybrid nvSRAM cell reduces the area penalty by embedding the nonvolatile ferroelectric FinFETs in a 6T SRAM cell without sacrificing the cell stability, read/write performance and power consumption.

[1]  Chenming Hu,et al.  Evaluation of NC-FinFET Based Subsystem-Level Logic Circuits , 2019, IEEE Transactions on Electron Devices.

[2]  Masaharu Kobayashi,et al.  A nonvolatile SRAM integrated with ferroelectric HfO2 capacitor for normally-off and ultralow power IoT application , 2017, 2017 Symposium on VLSI Technology.

[3]  Masaharu Kobayashi,et al.  Device design guideline for steep slope ferroelectric FET using negative capacitance in sub-0.2V operation: Operation speed, material requirement and energy efficiency , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[4]  J. Lee,et al.  A 14 nm SoC platform technology featuring 2nd generation Tri-Gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um2 SRAM cells, optimized for low power, high performance and high density SoC products , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[5]  T. Boscke,et al.  Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors , 2011, 2011 International Electron Devices Meeting.

[6]  H. Ohno,et al.  A 1 Mb Nonvolatile Embedded Memory Using 4T2MTJ Cell With 32 b Fine-Grained Power Gating Scheme , 2013, IEEE Journal of Solid-State Circuits.

[7]  Meng-Fan Chang,et al.  A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[8]  Pin Su,et al.  Short-Channel Effects in 2D Negative-Capacitance Field-Effect Transistors , 2018, IEEE Transactions on Electron Devices.

[9]  Meng-Fan Chang,et al.  Lowering Area Overheads for FeFET-Based Energy-Efficient Nonvolatile Flip-Flops , 2018, IEEE Transactions on Electron Devices.

[10]  Yusuke Shuto,et al.  Nonvolatile SRAM (NV-SRAM) using functional MOSFET merged with resistive switching devices , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[11]  Zhigang Mao,et al.  Energy-Efficient Nonvolatile SRAM Design Based on Resistive Switching Multi-Level Cells , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Meng-Fan Chang,et al.  A low store energy, low VDDmin, nonvolatile 8T2R SRAM with 3D stacked RRAM devices for low power mobile applications , 2010, 2010 Symposium on VLSI Circuits.

[13]  Meng-Fan Chang,et al.  A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[14]  Yusuke Shuto,et al.  Nonvolatile static random access memory based on spin-transistor architecture , 2009 .

[15]  Weisheng Zhao,et al.  Low Store Power High-Speed High-Density Nonvolatile SRAM Design With Spin Hall Effect-Driven Magnetic Tunnel Junctions , 2017, IEEE Transactions on Nanotechnology.

[16]  Meng-Fan Chang,et al.  Enabling Energy-Efficient Nonvolatile Computing With Negative Capacitance FET , 2017, IEEE Transactions on Electron Devices.

[17]  Pin Su,et al.  Intrinsic Difference Between 2-D Negative-Capacitance FETs With Semiconductor-on-Insulator and Double-Gate Structures , 2018, IEEE Transactions on Electron Devices.

[18]  Rajiv V. Joshi,et al.  3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Pin Su,et al.  Design Space Exploration Considering Back-Gate Biasing Effects for 2D Negative-Capacitance Field-Effect Transistors , 2017, IEEE Transactions on Electron Devices.

[20]  Narayanan Vijaykrishnan,et al.  Nonvolatile memory design based on ferroelectric FETs , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[21]  Shimeng Yu,et al.  Exploiting Hybrid Precision for Training and Inference: A 2T-1FeFET Based Analog Synaptic Weight Cell , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[22]  Pin Su,et al.  Evaluation of 2D Negative-Capacitance FETs for Low-Voltage SRAM Applications , 2019, 2019 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[23]  Asif Islam Khan,et al.  Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor , 2016, IEEE Electron Device Letters.

[24]  Zheng Wang,et al.  Ferroelectric Oscillators and Their Coupled Networks , 2017, IEEE Electron Device Letters.

[25]  Saurabh Sinha,et al.  Performance Evaluation of 7-nm Node Negative Capacitance FinFET-Based SRAM , 2017, IEEE Electron Device Letters.

[26]  Zheng Wang,et al.  Nonvolatile SRAM Cell , 2006, 2006 International Electron Devices Meeting.

[27]  Meng-Fan Chang,et al.  RRAM-based 7T1R nonvolatile SRAM with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[28]  Guillaume Prenat,et al.  Spin Orbit Torque Non-Volatile Flip-Flop for High Speed and Low Energy Applications , 2014, IEEE Electron Device Letters.