A passive RFID tag IC development platform

This paper presents a development platform to generate passive UHF RFID tags compatible with EPCTM C1G2 protocol. The platform is based on one RFID tag IC prototype implemented in a 130nm CMOS technology. Some features of the tag IC include that a voltage multiplier implemented by diodeconnected NMOSFETs, a voltage regulator composed of a selfbiased mutual compensation without large resistors for areasaving, and an energy-aware irregular clock structure with clock gating used in the baseband processor. To further reduce the chip area for low production cost and meet different specifications, the platform design manages to achieve different floorplans according to different user-defined requirements, mainly focusing on the communicating distances. This approach simplifies the design flow, and, most importantly, shortens time-to-market.

[1]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .

[2]  G.K. Balachandran,et al.  A 110 nA Voltage Regulator System With Dynamic Bandwidth Boosting for RFID Systems , 2006, IEEE Journal of Solid-State Circuits.

[3]  H. Yoshida,et al.  A 950-MHz rectifier circuit for sensor network tags with 10-m distance , 2006, IEEE Journal of Solid-State Circuits.

[4]  Chi-Ying Tsui,et al.  Design and Implementation of a Low-power Baseband-system for RFID Tag , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  Catherine Dehollain,et al.  Design and Optimization of Passive UHF RFID Systems , 2006 .

[6]  Ilaria De Munari,et al.  Design of a Low-Power Digital Core for Passive UHF RFID Transponder , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[7]  He Yan,et al.  Design of low-power baseband-processor for RFID tag , 2006, International Symposium on Applications and the Internet Workshops (SAINTW'06).

[8]  K. Leung,et al.  A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device , 2002, IEEE J. Solid State Circuits.