Cell-based design of a VLSI cellular sorter
暂无分享,去创建一个
A description is given of the logical and physical design of a VLSI bit-serial/word-serial cellular automata-based sorter. The sorting mechanism is based on the concurrent operation of a number of tesselation-like automata called cellular logic gates (CLGs). The VLSI circuit that implements the sorting scheme consists of modules of predesigned and precharacterized cells organized in two levels of hierarchy: cellular automata cells and CLGs. The former consist of a memory element and a combinational logic element that constitutes the leaf cells of the cell-based design.<<ETX>>
[1] Walter S. Scott,et al. The Magic VLSI Layout System , 1985 .
[2] David J. DeWitt,et al. A taxonomy of parallel sorting , 1984, CSUR.
[3] Isaac D. Scherson,et al. Parallel Sorting in Two-Dimensional VLSI Models of Computation , 1989, IEEE Trans. Computers.
[4] Thompson. The VLSI Complexity of Sorting , 1983, IEEE Transactions on Computers.